# A Proto Type FPGA Based Reduced Switch Three Phase Inverter Fed Induction Motor Drive

## **Nalin Kant Mohanty**

Research scholar, EEE Department Anna University, Chennai, Tamilnadu, India. <a href="mailto:nkmohanty2003@yahoo.co.in">nkmohanty2003@yahoo.co.in</a>.

## Ranganath Muthu

Professor, EEE Department, SSN College of Engineering, Kalavakkam, Tamilnadu, India. ranganathm@ssn.edu.in

Abstract- A proto type implementation of FPGA based four switch three phase inverter (FSTPI) fed Induction Motor drive is presented in this paper. In this proposed approach both simulation and experimental work are demonstrated. The simulation of the system is carried out using MATLAB SIMULINK and experimental work is carried out using Spartan-3 processor and Xilinx software. In the experimental work, the in Xilinx software is used to generate the PWM pulses for FSTPI to drive the 0.5 hp 3-phase Induction Motor. The proposed FSTPI fed IM drive is found acceptable considering its cost reduction and other advantageous features.

Index terms- FSTPI- Four Switch Three Phase Inverter, FPGA-Field Programmable Gate Array IM-Induction Motor, PWM-Pulse Width Modulation.

#### I. INTRODUCTION

The 3-phase Induction motor is a rotating electric machine designed to operate from 3-phase alternating voltage source. Over the years Induction Motor (IM) has been utilized as a workhorse in the industry due to its easy build,

high robustness, and generally satisfactory efficiency. AC induction motors, which contain a cage, are very popular in variable-speed drives. They are medium construction complexity, multiple fields in stator, cage on rotor, high reliability(no brush wear), medium efficiency at low speeds, high efficiency at high speed, low cost per horse power and easy to reverse the motor.

A standard three-phase voltage source inverter utilizes three legs [six-switch three-phase voltage source inverter (SSTPI)], with a pair of complementary power switches per phase. A reduced switch count voltage source inverter [four switch three-phase voltage source inverter (FSTPI)] uses only two legs, with four switches. Several articles report on FSTPI structure [1]–[6]. A Field-Programmable Gate Array (FPGA) is a type of logic chip that can be programmed. An FPGA is similar to a PLD, but whereas PLDs are generally limited to hundreds of gates, FPGA supports thousands of gates. They are especially popular for prototyping integrated circuit designs. Once the design is set, hardwired chips are produced for faster performance. The inherent parallelism of the logic resources on an FPGA

allows for considerable computational through put even at a low MHz clock rates. The flexibility of the FPGA allows for even higher performance by trading off precision and range in the number format for an increased number of parallel arithmetic units. This has driven a new type of processing called reconfigurable computing, where time intensive tasks are offloaded from software to FPGA [7].

Another important advantage of VHDL is that it is technology independent. The same algorithm can be synthesized into any FPGA and even has a direct path to an ASIC, opening interesting possibility in industrial applications in terms of performance and cost. However, the major disadvantage of an FPGA-based system for hardware implementation is the limited capacity of available cells. The FPGA-based applications of various motor drives can be found in [8]–[10].

XILINX **FPGA** In this work, (Field Programmable Gate Array) is used to generate PWM pulses for FSTPI and the motor is fed from a four switch three phase PWM inverter instead of a conventional six switch three phase inverter. VHDL (Very high speed IC description language) program is developed and simulated in XILINX software and implemented on a SPARTAN Processor. Simulation and experimental results illustrate the use of the FSTPI to supply a threephase induction motor.

### II. PROPOSED TOPOLOGY

The block diagram of proposed FPGA based FSTPI fed IM drive is shown in Fig-1. The rectifier converts AC to DC. The FSTPI is used to convert DC to 3-phase AC. The Inverter output is three phase AC voltage which is fed to the induction motor. The FPGA software is used to

generate PWM pulse to drive the FSTPI. The FPGA output pulses are fed to the driver circuit. The PWM pulses from the driver circuit are fed to the FSTPI to drive the Induction Motor.




Fig-1 Block Diagram of FPGA based FSTPI.




Fig.2 FSTPI with Induction Motor.

#### III. PRINCIPLE OF OPERATION OF FSTPI

The power circuit of the FSTPI fed drive is shown in Fig. 2. The power inverter has 4 switches, S1, S2, S3 and S4 and a split capacitor. The switches are controlled in order to generate an AC output from the DC input. The two phases 'a' and 'b' are connected through two legs of the inverter, while the third phase 'c' is connected to the center point of the dc link capacitors, C1 and C2. The capacitance value of C1 and C2 are equal.

It is assumed that the 4-power switches are denoted by the binary variables  $S_1$  to  $S_4$ . The binary '1' corresponds to an ON state and the binary '0' corresponds to an OFF state. The states of the upper  $(S_1, S_2)$  and lower  $(S_3, S_4)$  switches of a leg are complementary that is  $S_3 = 1$ - $S_1$  and  $S_4 = 1$ - $S_2$ . Considering a 3-phase Y-connected Induction Motor, the terminal voltages  $V_{as}$ ,  $V_{bs}$  and  $V_{cs}$  can be expressed as the function of the states of the upper switches as follows:

$$V_{as} = \frac{V_c}{3} (4S_1 - 2S_2 - 1)$$
 (1)

$$V_{bs} = \frac{V_c}{3} \left( -2S_1 + 4S_2 - 1 \right) \tag{2}$$

$$V_{cs} = \frac{V_c}{3} \left( -2S_1 - 2S_2 + 2 \right) \tag{3}$$

Where  $V_{as}$ ,  $V_{bs}$ ,  $V_{cs}$  are the inverter output phase voltages. ' $V_c$ ' is the voltage across the dc link capacitors. ' $V_{dc}$ ' is the voltage across the capacitor C1 and C2 ( $V_{dc}$ = $V_c$ /2).  $S_1$ ,  $S_2$  are taken as the switching functions for the 2-switches. In matrix form the above equations can be written as:

$$\begin{bmatrix} V_{as} \\ V_{bs} \\ V_{cs} \end{bmatrix} = \frac{V_{c}}{3} \begin{pmatrix} 4 & -2 \\ -2 & 4 \\ -2 & -2 \end{pmatrix} \begin{bmatrix} S_{1} \\ S_{2} \end{bmatrix} + \frac{V_{c}}{3} \begin{bmatrix} -1 \\ -1 \\ 2 \end{bmatrix}$$
(4)

Table 1 shows the different modes of operation and the corresponding output phase voltage vector of the FSTPI.

Table 1: Switching states and output Phase voltages of FSTPI.

Switching states		Output voltage		
$S_1$	$S_2$	Vas	$V_{bs}$	$V_{cs}$
0	0	$-\frac{V_c}{3}$	$-\frac{V_c}{3}$	$\frac{2V_c}{3}$
0	1	-V <sub>c</sub>	$V_c$	0
1	0	$V_{c}$	-V <sub>c</sub>	0
1	1	$\frac{V_c}{2}$	$\frac{V_c}{2}$	$-\frac{2V_c}{2}$
		3	3	3

#### IV. SIMULATION RESULTS

Digital computer simulation model has been developed to test the proposed FSTPI fed IM drive by using MATLAB SIMULINK. The simulations were performed for a FSTPI supplying at different load conditions. The drive system consists of a three-phase diode bridge rectifier, a split capacitors, Four switch three phase inverter, 3-phase squirrel cage Induction Motor.

- Input three-phase supply voltage = 400 V (rms), 50 Hz:
- Three-phase induction motor: 3 hp 400 V, 50 Hz, 1500 rpm.

The simulation is carried out by using MATLAB SIMULINK. Fig-3 shows the complete simulation circuit diagram of the system. The 3-phase output currents of FSTPI i<sub>a</sub>, i<sub>b</sub> and i<sub>c</sub> are shown in fig-4. The speed and torque curve of Induction motor is shown in Fig-5, with load condition. The Speed increases linearly and reaches at rated speed (1500 rpm) in steady state at 0.75 sec. At starting the torque increases and reduces at minimum value when the speed reaches at rated value.




Fig 3, The complete Simulation Circuit diagram of FSTPI fed IM Drive system.




Fig. 4 The stator currents  $i_a$ ,  $i_b$  and  $i_c$ .




Fig-5, Rotor speed in rpm vs time in sec and Electromagnetic torque in N-m vs time in sec. with Load 10 N-m.

#### V. EXPERIMENTAL RESULTS

The experimental tests were performed by using a setup based on a SPARTAN processor equipped with appropriate plug-in boards for power switch control. The multi meter and digital oscilloscope is used to measure the output current and voltage of FSTPI. A complete hardware setup is described in the table-2.

**Table 2. Hardware Component Details** 

Components	Ratings	
Capacitor	1000μf, 250V	
Inverter	MOSFET(IRF 460) switch	
Induction Motor	0.5 hp ,3-phase, 50Hz,400v	
Processor	SPARTAN-3,model	
	XC3S200	
Rectifier	110v,5A Bridge Rectifier	

The complete set up (FPGA processor board, Driver Circuit, FSTPI, and 3-phase IM) is shown in Fig-6. The output pulses waveforms of switch  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$  are obtained from the driver circuit are taken by the Digital Oscilloscope. The pulses of switch  $S_1$  are shown in Fig.7.

The output current waveform of phase-A is shown in Fig-8. It is found that the simulation and experimental results are almost similar. The simulation and experiment work of FSTPI fed Induction motor drive carried out successfully.




Fig-6, A complete hardware implementation of FPGA based FSTPI Drive.




Fig. 7 Pulses of switches S<sub>1</sub>




Fig.8, Output current of Phase-A.

#### VI. CONCLUSION

A proto type FPGA based implementation of FSTPI fed IM drive is carried out successfully. The results of both simulation and experimental work compared and found that almost similar. The software MATLAB SIMULINK is used as simulation work and the experimental work is carried out by using SPARTAN-3 processor. VHDL (Very high speed description language) program is developed and simulated in XILINX software to generate PWM pulses to drive the system.

#### REFERENCES

- 1. Jaehong Kim, Jinseok Hong, and Kwanghee Nam: "A Current Distortion Compensation Scheme for Four-Switch Inverters" IEEE transactions on power electronics, vol. 24, no. 4, April 2009, pp-1032-1040.
- 2. Maurício Beltrao de Rossiter Correa and Cursino Brandão Jacobina.: "A General PWM Strategy for Four-Switch Three-Phase Inverters" IEEE transactions on Power Electronics, vol. 21, no. 6, november 2006, pp-1618-1627.

- 3. M. N. Uddin, T. S. Radwan, and M. A. Rahman, "Fuzzy-logic-controller-based cost-effective four-switch three-phase inverter-fed Permanent Magnet synchronous motor drive system," IEEE Trans. Ind. Appl., vol. 42, no.1, pp. 21–30, Jan./Feb. 2006.
- 4. C. T. Lin, C. W. Hung, and C. W. Liu, "Position sensor less control for four-switch three-phase brushless DC motor drives," IEEE Trans. Power Electron., vol. 23, no. 1, pp. 438–444, Jan. 2008.
- 5. F. Blaabjerg, D. O. Neacsu, and J. K. Pedersen, "Adaptive SVM compensation DC-link voltage ripple for four-switch three-phase voltage-source inverter," IEEE Trans. Power Electronics, vol. 14, no. 4, pp. 743–752, Jul. 1999.
- 6. D. Kim, "An implementation of fuzzy logic controller on the reconfigurable FPGA system," IEEE Trans. Ind. Electronics, vol. 47, no. 3, pp.703–715, Jun. 2000.
- 7. R. R. Ramos, D. Biel, E. Fossas, and F. Guinjoan, "A fixed-frequency quasi-sliding control algorithm: application to power inverters design by means of FPGA implementation," IEEE Trans. Power Electronics, vol.18, no. 1, pt. 2, pp. 344–355, Jan. 2003.
- 8. Y.S. Kung and M.H. Tsai, "FPGA-based speed control IC for PMSM drive with adaptive fuzzy control," IEEE Trans. on Power Electronics, vol. 22, no. 6, pp. 2476-2486, Nov. 2007.
- 9. Y.S. Kung, R.F. Fung and T.Y. Tai, "Realization of a motion control IC for X-Y Table based on novel FPGA technology", IEEE Trans.

Industrial Electronics, vol. 56, no. 1, pp. 43-53, Jan. 2009.

- 10. H. Abu-Rub, J. Guzinski, Z. Krzeminski, and H. A. Toliyat, "Speed observer system for advanced sensorless control of induction motor," IEEE Trans. Energy Conversion, vol. 18, no. 2, pp. 219–224, Jun. 2003.
- 11. *MATLAB, Simulink User Guide*, Math Works Inc., 2007.

Nalin Kant Mohanty has secured M.Tech degree in Computer Applications In Industrial Drives in Visveswaraiah Technological University Karnataka in 2003. He is a life Member of the Institution of Engineers India, Member of ISTE and Registered chartered Engineer of IEI. Presently he is a Research Scholar in Anna University, Chennai, India. He is presently working as Assistant Professor in Electrical and Electronics Department, SRM University, kattankulanthur, Tamilnadu, India.

Dr. Ranganath Muthu has obtained his ME and Ph.D. degree in Instrumentation and Control Engineering from Anna University, Chennai, India. He is a Fellow of the Institution of Engineers India, senior member of ISA, member of IEEE and life member of ISTE. He is presently working as a Professor in Electrical and Electronics Department, SSN College of Engineering, Chennai