

# A Novel High Performance CMOS Cascoded Operational Amplifier for Process Instrumentation Based Applications

Rajinder Tiwari

Department of Electronics & Comm. Engineering,  
Kumaon Engineering College (KEC),  
Dawarahat (Almora), Uttarakhand  
Email: [trajan@rediffmail.com](mailto:trajan@rediffmail.com)

R. K. Singh

Department of Electronics & Comm. Engineering,  
Kumaon Engineering College (KEC),  
Dawarahat (Almora), Uttarakhand  
Email: [rsinghkec12@rediffmail.com](mailto:rsinghkec12@rediffmail.com)

**Abstract**— In this contribution, we present an efficient CMOS based operational amplifier which uses an arrangement to provide an extra bias current into a conventional CMOS differential input signals. This technique enhances the slew rate of an operational amplifier for a given quiescent current. The design of a high performance CMOS operational amplifier (op-amp) with level 3 parameters at 0.2 $\mu$ m CMOS technology, that makes the use of stacked (cascode) current source techniques. This innovative approach benefits the chances operated by full complementary implementations of well known sub-circuits, to enhance the speed of such an operational amplifier and to better organize and economize layout generation. Unlike conventional techniques such as the cascoding, which increases the gain by increasing the output resistance, the replica-amp technique increases the gain by matching the main and the replica amps. Among the advantages of the replica op-amp technique are low supply, high swing, and effectiveness with resistive loads. The maximum operating clock frequency of the sample-and-hold sub-module increases from 290 kHz to 1 MHz with a hold capacitor of 1 nF and dissipates a static power of 7.5 mW. The PSpice simulations of the op-amp shows a unity gain bandwidth of 40 MHz and a DC gain of 72 dB, when using a bias current of 100  $\mu$ A and a load capacitance of 15 pF.

**Keywords:** Standard CMOS op-amp, Circuit, design methodology, transistor sizing, optimization, Op-Amp, Slew Rate, Optimized Amplifier, CMOS, Cascoded, PSpice Simulation,

## I. INTRODUCTION

The settling time of an operational amplifier is one of its key parameters. Although it is difficult to be determined analytically, it can be stated that the settling time is a composite parameter, which is affected by the slew rate and the frequency response [1, 2]. For a specified capacitive load, input voltage step, and power dissipation, there always appears to be a physical limit to the settling time in a given technology. Above all, this is true for the part determined by the frequency response, which is usually the final part of the step response before the amplifier completely settles and where the small-signal behavior prevails [3]. The initial part of the step response behavior is, however, governed by the large-signal properties of the amplifier: the amplifier slews after a differential step has been applied to its input. The slewing rate is given by the maximum available current to charge up all the capacitances (including load and compensation capacitors):

$$S_R = \frac{I_{max}}{C_{tot}} \quad (1)$$

Thus, for a given capacitance, the power consumption imposes a definite limit to the slew rate. A possible solution

to circumvent this limit is to use some kind of class-B input stage [4], controlled input stage [5], adaptive biasing [6], or dynamic biasing [7].




Figure 1: Basic Schematic Approach of Op-Amp

If a large differential signal has been detected, the bias current is temporarily increased in order to enhance the slew rate. This technique necessarily requires some extra circuitry, and this circuitry must fulfill the following requirements i.e. a small chip area, low power dissipation, and no degradation of the electrical characteristics of the underlying operational amplifier (noise, input impedance, offset, etc.). It is the last requirement that is especially hard to meet [8, 9]. The static-biasing circuit supplies the current during the small-signal operation and thus determines the small-signal properties of the operational amplifier (the dynamic bias is OFF). Only large differential signals at the input can turn the dynamic bias ON. Hence, the small-signal characteristics remain unaffected except for the input capacitance, which is slightly increased owing to the additional input differential stage. As it will be seen later, the load of this stage is low impedance when the dynamic bias is OFF, and thus there is no Miller effect [10, 12].

A high performance op-amp was developed by merging the single-ended stacked mirror op-amp and the high drive class AB output stage described above. The complete transistor schematic of the enhanced op-amp. It comprises the circuit which has a large output resistance and thus a high gain, and the output buffer stage [13]. The dominant pole  $p_1$  is located at a frequency  $\omega_1$  determined by the total output resistance  $R_o$  and the load capacitance  $C_L$ . The  $\omega_1$  frequency is determined as:


$$\omega_1 = \frac{1}{R_o C_L} \quad (2)$$

The non-dominant pole  $p_2$  is determined by the first stage input resistance  $R_i$ , and the input capacitance to the current gain stage  $C_i$ . The non-dominant pole frequency  $\omega_2$  is approximately determined by [14]:


$$\omega_2 = \frac{1}{R_i C_i} \quad (3)$$

provided  $r_o \gg R_i$ , where  $r_o$  is the output resistance of the input stage.


## II. BASIC OPERATIONAL AMPLIFIERS CIRCUITS & OPERATION



(a)



(b)



(c)

Figure 2 Possible Configurations of Op-Amp (a) Standard Op-Amp (b) Active Cascode Circuit & Inverting Op-Amp (c) Folded Cascode Circuit & Standard Block of Op-Amp

The figure (1a) shows the schematic arrangement of a standard operational amplifier, figure (1b), shows the possible combinations of the active cascode circuit of operational amplifier with the inverting configuration and figure (1c) shows the folded low frequency model and the block representation of the traditional operational amplifier. The low frequency small signal model of the folded-cascode approach is shown in fig (1c), whose DC gain is given as [15, 16]:

$$A_v = -g_{m1}(r_{o11}r_{o9}g_{m9} \parallel r_{o7}g_{m7}(r_{o1} \parallel r_{o5})) \quad (4)$$

$$A_v = -g_{m1}R'_{out}$$

And the transfer function of this approach of the operational amplifier is given as:

$$\frac{V_o(S)}{V_{in}(S)} = \frac{-g_{m1}g_{m12}(1+SC_cR_c)}{(SC_L + g_{m12}g_{o13})(SC_c(1+G'_{out}R_c) + G'_{out})} \quad (5)$$

On solving this above expression, the zero which is added to the system's transfer function so as to improve the phase margin of the operational amplifier is given as [17]:

$$Z = -\frac{1}{C_c R_c} \quad (6)$$

and the two possible poles are:

$$P_1 = -\frac{1}{R'_{out} C_c (1 + \frac{R_c}{R'_{out}})} \approx -\frac{1}{R'_{out} C_c} \quad (7)$$

$$P_2 = -\frac{(g_{m12} + g_{o13})}{C_L} = -\frac{1}{R'_{out} C_L} \approx -\frac{g_{m12}}{C_L} \quad (8)$$

Also the slew rate of the standard operational amplifier is given by the maximum available current to charge up all the capacitances i.e. [18]

$$S_R = \frac{I_{max}}{C_c} \quad (9)$$

The dynamic analysis of the standard operational amplifier gives the mathematical behavior of various parameters say dc gain, bandwidth and the slew rate [19, 20].

$$A_o \approx \frac{g_{m1,2}g_{m5}}{(g_{ds1,2}g_{ds3,4})(g_{ds5} + g_{ds6})} \quad (10)$$

$$GB \approx \frac{g_{m1,2}}{C_c} \quad (11)$$

where the compensating capacitor is given as:

$$C_c \approx \frac{C_L}{Q^2} \frac{g_{m5}g_{m5}}{(g_{m5} - g_{nd})^2} \quad (12)$$

And Q is the resonance factor of the op-amp with a unity gain feedback.

## III. PROPOSED HIGH PERFORMANCE OPERATIONAL AMPLIFIER




Figure 3 Proposed Circuit of High Performance Operational Amplifier

A high performance op-amp circuit has been designed and put forward with its best performance. The complete schematic arrangement of the circuit is shown in above figure 3. It comprises of the CMOS devices, which has a large output resistance and thus a high gain. The transistors M17 and M20 are used to bias M18 and M19 which drive the push-pull output stage, where as M22, M21 and M23 transistors has a low W/L ratio and thus, acts as a large linear resistor. The output stage of the circuit is biased such that the current flowing through M22 is matched by the current in M21 during quiescent operation. The biasing transistors are controlled by the high frequency gain stage and provide the necessary inputs for the push-pull output stage. The minimum value for the load capacitance which provides the dominant pole compensation is given as [21, 25]

$$C_L = C_i R_i g_{m1} A_i \quad (13)$$

where  $g_{m1}$  is the transconductance of the input stage and  $A_i$  is the current gain. Generally, some of the dominant parameters of the circuit such as power consumption are imposed and must be fixed during the design and implementation process. The designing steps and procedure of sizing of the transistors are classically obtained after determining the saturation drain source voltage determined by  $V_{ONi}$  for transistor ( $T_i$ ). Based on this concept, one can determine the most required and dominant parameters of the op-amp as [26, 28]:

$$I_{ss} \cong \frac{P}{(V_{DD} - V_{SS})(1+m)} \quad (14)$$

where  $m$  is the bias current modulation factor between the differential and the gain stage of the circuit.

$$m = \frac{I_{ss}^{bias_5}}{I_{ss}} = \frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_7} \quad (15)$$

The slewing-rate of the op-amp is determined as the maximum available current required to charge up all capacitances (i.e. the compensation capacitance load  $C_C$ ) i.e. [29, 30]

$$S_R = \frac{I_{max}}{C_C} \quad (16)$$

Thus, based on this above relation, the value and the performance of the  $I_{max}$  can be easily enhanced and improved since the  $C_C$  is always kept constant for this particular approach and design.

$$I_{max} = I_{D4}(V_{G4max}) = \frac{K_4}{2} ((V_{DD} - V_{Th3}) - V_{Th2})^2 \quad (17)$$

The variation in the capacitive load will vary the unity gain bandwidth as desired by the circuit design and performance

of the 3 dB gain amplifier. The differential input stage of the circuit performs the differential-to-single ended conversion with the help of the transistors M6, M7 [31, 32].

The output stage of the circuit is based on a novel approach of design that provides solution so as to provide the driven capability of a simple inverter stage with an accurate current control. In quiescent condition, the transistors M17, M18 are in cut-off mode, and M16, M19 are in saturation region, which perform a highly linear operation of the amplifier. As the gate of the transistor M13 increases, say in the positive direction, the current  $i_{DM13}$  becomes equal to bias current, and the transistor M14 and M16 turns off and the gate of M16 is driven close to  $V_{SS}$ . Thus, transistor the transistor M17 turns on and delivers a high current to the output load [33, 35].

#### IV. SIMULATION RESULTS & DISCUSSION






Figure 4 Step Response of the Op-amp

The simulation of the proposed circuit has been done by using pSPICE software with 0.18 $\mu$ m CMOS technology with level 3 modeled parameters for the best possible performance. The above figure 4 shows the step response of the proposed op-amp with and without effect of the enhancement circuit having the total load capacitance of approximately 10pF i.e. functioning as the feedback loop and the load of the circuit. The average positive slew rate for both circuits is about 55V/ $\mu$ s and the negative slew rate is 54V/ $\mu$ sec with 5pF capacitor and 8.5V/ $\mu$ s and 9.0V/ $\mu$ s for a capacitive load of 10pF. This behaviour of the high performance op-amp simulation results is shown in figure 5 (a & b).



(a)



(b)

Figure 5 Slew Rate of the Op-amp (a) Positive (b) Negative




Figure 6 Frequency Response

The above figure 6 shows the frequency response of the high performance op-amp circuit with a bandwidth of approx 3 db that provides a approx value of frequency as 30 KHz.




Figure 7 DC Analysis of Op-amp

The above figure 7 shows the dc analyzing behavior of the proposed circuit which reflects that the amplifier has got minimized or almost optimized noise or distortion free performance since it replicated the input at the put with minimum possible noise and delay.




Figure 8 Time Response of Op-amp

The above figure 8 shows the transient or simply time response of the circuit with different possible capacitive loads. It reflects clearly that the behavior of the signal at the capacitive load output almost follow the step input applied at the input with minimum possible distortion.

## V. CONCLUSION

In this discussion an innovative approach and methodology has been proposed using CMOS. The proposed approach of performance is basically depends upon the mathematical modeling of the parameters of the CMOS and then simulation of the same using level 3 pSPICE model of 0.18 $\mu$ m CMOS technology. The key advantages of this proposed circuit is to implement a high performance op-amp circuit that can be most suitably used in the design of analog integrated circuits and high frequency switch-capacitor

filters. The main and the desired features of this innovative circuit is that it performs as per the modeled parameters and provides the results as shown in table 1.

TABLE I. MODELED PARAMETERS FOR PROPOSED CIRCUIT

Op-amp Parameters	Without Dynamic Bias	With Dynamic Bias		
Supply Voltage (V)	$\pm 2.7$	$\pm 2.7$		
Static Power (mW)	13.0	14.0		
Power Supply Rejection Ratio at DC (db)	100 for VDD 115 for VSS	100 for VDD 115 for VSS		
CMRR at DC (db)	94	94		
Input Bias Current (pA)	2.1	2.1		
Input Common-Mode Range	-1.72 to +2.2 V	-1.72 to +2.2 V		
Maximum Output Swing (V)	$\pm 2.0$	$\pm 2.0$		
Output Impedance ( $\Omega$ )	205	205		
Open Loop DC gain (db)	100.5	100.5		
Offset Voltage (mV)				
Load Capacitance $\rightarrow$	05 pF	10 pF	05 pF	10 pF
Slew Rate (V/ $\mu$ s) (Positive) (Negative)	55 54	8.5 9.0	2665 2100	415 430
Unity Gain Bandwidth (MHz)	52	29.3	54	29

## VI. ACKNOWLEDGEMENT

The authors are thankful to Prof. D. S. Chauhan (Vice Chancellor, UTU) for providing the environment for this work, Mr. Aseem Chauhan (Additional President, RBEF), Major General K. K. Ohri, AVSM, Retd. (Director General, AUUP, Lucknow campus), Prof. S. T. H. Abidi (Director, ASET) and Brig. Umesh K. Chopra, Retd. (Dy. Director, ASET) for their kind cooperation, motivation, kind and most valuable suggestions.

## VII. REFERENCES

- [1] P. R. Gray and R. G. Meyer, "Recent advances in monolithic operational amplifier design," *IEEE Trans. Circuits Syst.*, vol. CAS-21, pp. 317-327, May 1974.
- [2] J.-C. Lin and J. H. Nevin, "A modified time domain model for nonlinear analysis of an operational amplifier," *IEEE J. Solid-State Circuits*, vol. SC-21, pp. 478-483, June 1986.
- [3] K. Matsui, T. Matsuura, and K. Iwasahi, "2 pm CMOS switched capacitor circuits for analog video LSI." in *Proc. ISCAS*, May 1982, pp. 241-244
- [4] P. R. Gray and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*. 2nd ed.
- [5] J. N. Babanezhad and G. C. Temes, "A 20-V four-quadrant CMOS analog multiplier," *IEEE J. Solid-State Circuits*, vol. SC-20, pp. 1157-1168, Dec. 1985.
- [6] M. G. Degrauwe, J. Rijmenants, E. A. Vittoz, and H. J. De Man. "Adaptive biasing CMOS amplifiers," *IEEE J. Solid-State Circuits*. vol. SC-17, pp. 522-528, June 1982.
- [7] B. J. Hosticka. "Dynamic CMOS amplifiers," *IEEE J. Solid-state Circuits*, vol. SC-15, pp. 887-894, Oct. 1980.
- [8] W. E. Hearn. "Fast slewing monolithic operational amplifier." *IEEE J. Solid-State Circuits*. vol. SC-6, pp. 20-24, Feb. 1971.
- [9] B. J. Hosticka, R. Klinke, and H. -J. Pfeleiderer, "Differenzverstärker mit steuerbarer Leistungsaufnahme," Patent pending.
- [10] J. Eichholz, "Entwicklung eines schnellen Abtast-Halte-Gliedes in CMOS-Technik," Studienarbeit, Universität-Gesamthochschule-Duisburg. Feb. 1988. New York: Wiley, 1984, pp. 755-756.
- [11] R. W. Brodersen, P. R. Gray, and D. A. Hodges, "CMOS Switched-Capacitor Filters," *Proc. IEEE*, Vol. 67, NO. 1, pp. 61-75, January 1979.
- [12] K. Nakayama, and Y. Kuraishi, "Recent and Future Applications of Switched-Capacitor Circuits," *IEEE Circuits and Devices*, Vol. 3, No. 5, pp. 10-21, September 1987.
- [13] C. W. Solomon, "Switched-capacitor filters: precise, compact, inexpensive," *IEEE Spectrum*, Vol. 25, No. 6, pp. 28-32, June 1988.
- [14] M. Milkovic, "Current Gain High-Frequency CMOS Operational amplifiers," *IEEE J. Solid-state Circuits*, Vol. SC-20, No. 4, pp. 845-851. August 1985.
- [15] M. Milkovic, "VLSI High Frequency CMOS Operational-amplifiers for Communications Applications," *Proc. 27th Midwest Symp. Circuits* 67, NO. 1, pp. 61-75, January 1979. bias & t. 1988.
- [16] R. Gregorian, G. C. Temes, *ANALOG MOS INTEGRATED CIRCUITS FOR SIGNAL PROCESSING*, John Wiley & Sons Inc., Chapter Four, 1986.
- [17] S. L. Wong, C. A. T. Salama, "An Efficient CMOS Buffer for Driving Large Capacitive Loads," *IEEE J. Solid-state Circuits*, Vol. SC-21, No. 3, pp. 464-469, June 1986.
- [18] C. A. Laber, P. R. Gray, "A Positive-Feedback Transconductance Amplifier with Applications to High-Frequency, High-Q CMOS Switched-Capacitor Filters," *IEEE J. Solid-state Circuits*, Vol. SC-23, No. 6, pp. 1370-1378, Dec. 1988.
- [19] P.P.R. Gray and R.G. Meyer "MOS Operational Amplifier Design - A Tutorial Overview" *IEEE J. Solid-state Circuits*, Vol. SC-17, no. 6, pp.969-982, Dec.1982.
- [20] R. B. Steck, A. Kostka, K. Lehmann; "A Versatile Building-Block for High-speed Current-Mode Analog ICs", *Proc. EuroAsic Conference*, Paris, 1991.
- [21] K. Dzahini, F. Gaffiot, B. Bouterin, M. Le Helley; "Layout Automation of CMOS Analog Building Blocks with CADENCE," *Proc. EuroAsic Conference*, Paris, 1990.
- [22] R. Klinke, B. J. Hosticka, H.-J. Pfeleiderer; "A Very High Slew-Rate Dynamic CMOS Operational Amplifier," *Proc. ESSCIRC Conference*, pp. 203-206, 1988.
- [23] J. Babanezhad; "A Rail-to-Rail CMOS OpAmp" , *IEEE Journal of Solid State Circuits*, Vol. 23, Dec. 1988.
- [24] P. R. Gray, R. G. Meyer; *Analysis and Design of Analog Integrated Circuits*, J. Wiley and sons, 1984.
- [25] S. M. Schwehr; "Conception d'un Amplificateur OpCrationnel pour un Systeme de Mesure en Technologie 2pm", Master's Thesis, EC Lyon/TH Darmstadt, July 1989.
- [26] P. R. Gray and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*. New York: Wiley, 1984.
- [27] E. Sackinger and W. Guggenbuhl, "A high-swing high-impedance MOS cascode circuit," *IEEE J. Solid-State Circuits*, vol. 25, pp. 289-298, Feb. 1990.
- [28] K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB dc gain," *IEEE J. Solid-State Circuits*, vol. 25, pp. 1379-1384, Dec. 1990.
- [29] C. A. Laber and P. R. Gray, "A positive-feedback transconductance amplifier with applications to high-frequency high-Q CMOS switched-capacitor filters," *IEEE J. Solid-State Circuits*, vol. 13, pp. 1370-1378, Dec. 1988.
- [30] A. A. Abidi, "An analysis of bootstrapped gain enhancement techniques," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 1200-1204, Dec. 1987.
- [31] S. L. Wong, C. A. T. Salama, C. Simson, and D. A. Smith, "Voltage gain enhancement by conductance cancellation in CMOS op-amp," in *Proc. 1984 IEEE Int. Symp. Circuits and Systems*, Montreal, Canada, pp. 1207-1210, May 1984.
- [32] A. D. L. Plaza, "High-frequency switched-capacitor filter using unit gain buffers," *IEEE J. Solid-State Circuits*, vol. SC-21, pp. 470-477, June 1986.
- [33] B. Song, M. F. Tompsett, and K. R. Lakshminikumar, "A 12-bit 1-Msamples/s capacitor error-averaging pipelined A/D converter," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1324-1333, Dec. 1988.
- [34] F. Maloberti, G. Palmisano, and G. Torelli, "A novel approach for high-frequency gain-compensated sample-and-hold circuits," in *IEEE Int. Symp. Circuits and Systems*. San Diego, pp. 2049-2052, May 1992.
- [35] P. C. Yu and H.-S. Lee, "Setting-time analysis of a replica-amp gain enhanced operational amplifier," *IEEE Trans. Circuits and Systems*, to be published.