PHOTOVOLTAIC BASED NEW MULTILEVEL INVERTER TOPOLOGY WITH MINIMUM NUMBER OF SWITCHING COMPONENTS

M. Anitha¹, P. Somasundaram², V. Thiyagarajan³

¹Research Scholar, Department of EEE, CEG, Anna University, Chennai, Tamilnadu, India.

²Associate Professor, Department of EEE, CEG, Anna University, Chennai, Tamilnadu, India.

³Assistant Professor, Department of EEE, SSN College of Engineering, Kalavakkam, Tamilnadu, India.

Email: aamizh@yahoo.com

Abstract: Multilevel inverter (MLI) plays a strong role in low power photovoltaic (PV) applications to transfer large amount of high quality power. It offers less distortion and can be used in high power, medium voltage applications. The objective of this paper is to propose a photovoltaic based new multilevel inverter topology with reduced number of switches and voltage sources. The proposed inverter consists of two units namely basic unit which produces unidirectional output voltage and polarity changing unit which helps to change the polarity of the output voltage. The basic unit of the proposed inverter topology produces five level output voltage waveform during symmetric operation and nine level output voltage waveform during asymmetric operation. This topology can be extended with multiple dc sources to synthesize large output levels. The advantage of this topology is it uses minimum number of components and hence the cost and size of the inverter is reduced. In this paper, the dc source for the proposed inverter topology is modelled as a PV array. A mathematical model for the PV array is developed and implemented with the proposed multilevel inverter topology. The proposed inverter is simulated using MATLAB/Simulink software. The simulation results for different output levels are analysed and presented.

Key words: Multilevel inverter, Symmetric, Asymmetric, THD, Photovoltaic.

1. Introduction

Multilevel inverters were introduced in 1975 by Baker Richard H and Bannister Lawrence H, in their work titled Electric Power Converter [1]. It has attracted great attention of modern day researchers. The multilevel inverters are classified into two groups, namely, symmetric multilevel inverter, where the magnitude of all dc voltage sources is same and asymmetric multilevel inverter, where the magnitude of all dc voltage sources is different [2]. Renewable energy resources, capacitors or batteries are mostly used as the dc voltage sources. Multilevel inverters has various advantages such as low distortion, high power quality, minimum peak inverse voltage (PIV), staircase output voltage, low dv/dt stress, smaller common mode voltage and minimum switching losses[2-5]. However, it

requires larger number of power semiconductor switches and associated gate driver circuits to achieve higher number of output levels [6]. At first the multilevel inverter was started with three-level and then several topologies of higher level inverter have been developed in recent years [7]. The most popular topologies of multilevel inverters are diodeclamped [8], flying capacitor [9] and cascaded Hbridge inverters [10]. In diode clamped MLI with the help of clamping diodes, the DC bus voltage is clamped to half of its levels. In flying capacitor MLI, the device voltage is clamped to the level of one capacitor voltage with the help of independent capacitors. In both DCMLI and FCMLI, voltage imbalance is a major problem. In order to overcome these limitations, cascade MLI topology was introduced. The main advantages of multilevel inverter is its low total harmonic distortion (THD) which is mainly due to closely sinusoidal output voltage waveforms produced by multilevel inverter. Nowadays, many researchers have proposed modified pulse width modulation (PWM) techniques and new inverter topology.

An improved configuration for cascaded MLI topology is proposed in [14]. In this topology, each modules can synthesize a maximum of 9-level output voltage waveform with a reduced power number of power components. Ref. [15] presents a hybrid cascaded MLI topology which is formed by the combination of symmetrical 4-level sub module and a full bridge unit. A new single phase cascaded MLI topology based on novel H-bridge units is proposed in [16]. The basic unit consists of six power switches and two dc sources which is able to generate seven levels at the output. The main disadvantage of the proposed basic unit over the Hbridge is it requires higher number of voltage sources and power switches. In [18], a combination of CHB MLI with a double level circuit is presented. In this, a half bridge inverter is combined with a CHB MLI to increase the output voltage level to nearly twice that of a conventional CHB MLI. Another inverter topology with minimum switches is proposed in [22]. This topology generates a larger numbers of output voltage levels with reduced number of switches. Photovoltaic (PV) energy becomes a most potential, pollution free energy

resource in India. In this paper, the dc source for the proposed inverter topology is modelled as a photovoltaic array.

This paper proposes a new photovoltaic source based multilevel inverter with reduced number of switches. The proposed multilevel inverter uses two voltage sources, four main switches and two diodes. Section II presents the model of PV array. Section III explains the operation of the proposed multilevel inverter topology. The generalised structure of the proposed inverter topology and its magnitude determination are discussed in Section IV. The comparison study between the proposed inverter topology with conventional and other presented topologies are shown in Section V. The modulation strategy for the proposed inverter is presented in Section VI. The simulation results obtained using MATLAB/Simulink are presented in Section-VII and the conclusions were presented in Section-VIII.

2. PV Array Model

A photovoltaic cell is basically P-N semiconductor junction diode which converts solar energy into electrical energy. A several series connected photovoltaic cells form a photovoltaic module and a several PV modules are modules connected in series and parallel to form a PV array. The series combination of PV modules determines the output voltage whereas the parallel combination defines the maximum output current drawn from the array. A simple solar cell model is shown in Fig. 1 where the solar cell is modeled as a current source in parallel with a diode, a series resistor (R_S) and a shunt resistor (R_P) [11-13]. The value of series resistor is small when compared with shunt resistor. By Kirchhoff's Current Law (KCL), we get

$$I_S = I_D + \frac{V_D}{R_p} + I_{PV} \tag{1}$$

Where, I_S is the isolation current, I_{PV} is the solar cell current, I_D is the current in the bypass diode and V_{PV} is the voltage across solar cell.




Fig. 1. Equivalent circuit of a solar cell


The characteristics equation of bypass diode across the PV module is given by the equation,

$$I_D = I_O(e^{V_D/V_T} - I) (2)$$

Where, I_O is the reverse saturation current and V_T is the thermal voltage. Since, the photovoltaic array is made up of several solar cells connected in series, the current in each of the series solar array is given by the equation,

$$I_{S} = I_{o} \left(e^{V_{D} / n_{S} V_{T}} - I \right) + \frac{V_{PV} + R_{S} I_{PV}}{R_{P}} + I_{PV}$$
 (3)

Where, n_S is the number of solar cells in series.






Fig. 2. Solar cell (a) VI characteristics (b) PV characteristics

The voltage-current and power-voltage characteristics of the typical single diode solar cell for different isolation is shown in Fig. 2. Due to the variation in the solar irradiation, the photovoltaic array exhibits non-linear power-voltage (PV) and voltage-current (VI) characteristics.

3. Proposed Multilevel Inverter

The basic unit of the proposed multilevel inverter is shown in Fig. 3 (a). It consists of two voltage sources, four main switches and two diodes. The proposed inverter can produce 5-level output voltage during symmetrical case and 9-level output voltage during asymmetrical case of operation. In order to obtain the bidirectional output voltages, a polarity

changer is used. Here, the full bridge inverter is acted as a polarity changer. The overall diagram of the proposed inverter with polarity changing unit is shown in Fig. 3(b).





Fig. 3. Proposed Multilevel Inverter (a) basic circuit (b) with H-bridge

The different modes of operation of the proposed inverter is shown in Fig. 4.






Fig.4. Modes of operation (a) Mode - 0 (b) Mode - 1 (c) Mode - 2 (d) Mode - 3 and (e) Mode - 4

In mode-0, the switches S_1 and S_3 are ON and the other switches are OFF and hence, zero voltage is obtained. In mode-1, the switches S_1 , S_2 and S_3 are ON and the switch S_4 is OFF and the obtained voltage is V_1 . The reverse operation is done in mode-2. In mode-2, the switches S_1 , S_2 and S_3 are OFF and the switch S_4 is ON and the obtained voltage is V_2 - V_1 . During mode-3, the voltage V_2 is obtained with the switches S_1 and S_4 are ON and the switches S_2 and S_3 are OFF. During mode-5, the switch S_3 is OFF and the other switches are ON and hence, the voltage is V_2 - V_1 obtained.

4. Generalised multilevel inverter topology

The generalised topology of proposed multilevel inverter with 'n' voltage sources and 'k' switches is shown in Fig.5. The total output voltage of the generalised topology of proposed inverter is given by,

$$V_o = \sum_{i=1}^n V_i \tag{4}$$

Since the basic unit consists of 'k' switches, the total number of switches (N_{switch}) in the proposed multilevel inverter with polarity changing circuit is given by,

$$N_{switch} = k + 4 \tag{5}$$

The relation between the number of dc voltage sources and the number of switches is given by,

$$N_{switch} = 2(n+2) \tag{6}$$

The number of output levels in the output voltage depends on the number of voltage sources and its corresponding magnitude. Therefore, the magnitude of voltage sources has to be chosen differently to achieve greater number of output levels.




Fig. 5. Generalised inverter topology.

The different algorithms to determine the magnitude of each voltage sources are explained as follows:

Algorithm-1

Here, the magnitude of all voltage sources is equal to V_{dc} . Therefore, the total number of levels 'm' in the output voltage is given by,

$$m = 2n + 1 \tag{7}$$

From equ. (6) and (7), the relation between the total number of levels 'm' and the number of switches ' $N_{\rm switch}$ ' is obtained as

$$N_{switch} = m + 3 \tag{8}$$

Algorithm-2

Here, the magnitude of each voltage source is different and are given by,

$$V_i = iV_{dc} \tag{9}$$

where, i=1, 2, 3...n.

The number of voltage levels achieved is given by,

$$m = n^2 + n + 1 \tag{10}$$

Algorithm-3

Here, the magnitude of each voltage source is given by,

$$V_i = \left(2^{i-1}\right) V_{dc} \tag{11}$$

where, i=1, 2, 3...n.

The number of voltage levels achieved is given by,

$$m = 2^{n+1} - 1 \tag{12}$$

Algorithm-4

Here, the magnitude of each voltage source is given by,

$$V_i = \left(3^{i-1}\right)V_{dc} \tag{13}$$


where, i=1, 2, 3...n.

The number of voltage levels achieved is given by,

$$m = 3^n \tag{14}$$

5. Comparison Study

This section presents the comparison study based on the number of voltage sources and number of switches required to synthesize the necessary output voltage levels of the proposed inverter topology with CHB and other existing topologies. The comparison of the number of levels versus number of voltage sources during symmetrical and asymmetrical condition are shown in Fig. 6(a) and Fig. 6(b) respectively. It is observed that the proposed inverter topology requires less number voltage sources to synthesize required output levels during both symmetric and asymmetric conditions.







Fig. 6. Levels vs Sources

Fig. 7. (a) and (b) shows the comparison between the number of levels and switches during symmetrical and asymmetrical conditions, respectively. It is seen that the proposed inverter topology synthesize higher output levels with minimum number of switches as compared with CHB inverter and other presented topologies.






Fig. 7. Level vs Switches

6. Multi-Carrier Modulation Strategies

According to the switching frequency, the modulation techniques for multilevel inverter are divided into two categories (a) low-frequency modulation (LFM) techniques and (b) pulse-width modulation (PWM) techniques. In the present work, LFM technique is used, because it is more flexible, easy to implement and drastically reduce switching losses. In this strategy, the switching pulses are generated by comparing the constant carrier signals with the reference sinusoidal signal. Here, $\left(\frac{m-1}{2}\right)$

constant amplitude carrier signals are compared with the sinusoidal reference waveform. The amplitudes of the different carrier signals are determined using the following expression [22],

$$V_{Ci} = V_{\text{max}} \left(\frac{2i-1}{m-1} \right) \quad i = 1, 2, 3, \dots, \left(\frac{m-1}{2} \right)$$
 (15)

where V_{max} is the maximum voltage of the reference sinusoidal signal.

The generation of switching pulses for 9-level inverter is shown in Fig. 8.




Fig. 8. Generation of switching signals.

7. Simulation Results

The simulation results of the proposed multilevel inverter are presented in this section. The proposed inverter produces unidirectional output voltages and hence, a polarity changing unit is used to obtain the bidirectional output voltage across the load. For simulation of proposed inverter topology, a photovoltaic array is used as input dc source.

A. Symmetrical - 5-level

Fig. 9. shows the basic unit of the proposed inverter topology consists of two voltage sources V_1 and V_2 .





Fig. 9. Proposed inverter with two voltage sources.

In this case, the values of the dc voltage sources are $V_1 = V_2 = V_{dc} = 120 \text{ V}$ and hence, the maximum voltage obtained as 240 V (i.e., $V_1 + V_2$). This case is called as symmetrical since the dc voltage sources has same magnitude. This topology generate 5-level output voltage. The level-1 voltage as 120 V is obtained during mode-1 operation and level-2 voltage as 240 V is obtained during mode-4 operation of the inverter. The negative voltage values are obtained with the help of polarity changer. The switching states for symmetrical 5-level inverter is given in Table I and the corresponding switching pulses are shown in Fig. 10(a).

TABLE I SWITCHING STATES FOR SYMMETRIC 5-LEVEL

Output Voltage	On-State Switches		
	Positive Cycle	Negative Cycle	
0	T ₁ ,T ₂	T ₃ ,T ₄	
V_{dc}	S ₁ ,S ₂ ,S ₃ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,T ₂ ,T ₃	
$2V_{dc}$	S ₁ ,S ₂ ,S ₄ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₄ ,T ₂ ,T ₃	






Fig. 10. 5-level (a) Switching pulse (b) Output Voltage and (c) THD.

TABLE II
DETAILS OF LOAD VARIATION STUDY FOR 5-LEVEL

S.No	Load (R-L)	Power factor	Load Voltage THD (%)	Load Current THD (%)
1	50mH	0	17.57	6.31
2	10Ω, 55mH	0.5	17.57	10.72
3	30Ω, 71.5mH	0.8	17.57	11.90
4	100 Ω	1	17.57	17.57


The 5-level output voltage obtained across the load is shown in Fig. 10(b) and its THD result is shown in Fig. 10(c). It is observed that the THD of the 5-level output voltage waveform is obtained as 17.57%. The THD of the load voltage and load current waveform for various loads are given in Table II.

B. Asymmetrical - 9-level

Fig. 9. shows the basic unit of the proposed inverter topology consists of two voltage sources V₁ and V₂. In this case, the values of the dc voltage sources are $V_1 = V_{dc} = 60 \text{ V}$ and $V_2 = 3V_{dc} = 180 \text{ V}$ and the maximum voltage obtained as 240V (i.e., V_1+V_2). This topology generates 9-level output voltage. This case is called as asymmetrical since the dc voltage sources has different magnitude. The switching states for asymmetrical case of the proposed multilevel inverter is given in Table III. The switching pulses, output voltage and THD for asymmetrical-9-level output voltage are shown in Fig. 11. It is observed that the THD of the 9-level output voltage waveform is obtained as 9.38%. The THD of the load voltage and load current waveform for various loads are given in Table IV.

TABLE III
SWITCHING STATES FOR ASYMMETRIC 9-LEVEL

Output Voltage	On-State Switches		
	Positive Cycle	Negative Cycle	
0	T_1,T_2	T_3,T_4	
$V_{ m dc}$	S ₁ ,S ₂ ,S ₃ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,T ₂ ,T ₃	
$2V_{dc}$	S ₄ ,T ₁ ,T ₄	S ₄ ,T ₂ ,T ₃	
$3V_{dc}$	S ₁ ,S ₄ ,T ₁ ,T ₄	S ₁ ,S ₄ ,T ₂ ,T ₃	
4V _{dc}	S ₁ ,S ₂ ,S ₄ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₄ ,T ₂ ,T ₃	






Fig. 11. 9- level (a) Switching pulse (b) Output Voltage and (c) THD.

 $\label{total variation} Table \, IV$ Details of Load Variation Study For 9-Level

S.No	Load (R-L)	Power factor	Load Voltage THD (%)	Load Current THD (%)
1	50mH	0	9.38	5.48
2	10Ω, 55mH	0.5	9.38	8.61
3	30Ω, 71.5mH	0.8	9.38	9.09
4	100 Ω	1	9.38	9.38

C. Asymmetrical - 27-level

Fig. 12. shows the basic unit of the proposed inverter topology consists of three voltage sources V_1,V_2 and V_3 . In this case, the magnitude of the dc voltage sources are chosen as $V_1 = V_{dc} = 18V$, $V_2 = 3V_{dc} = 54V$ and $V_3 = 9V_{dc} = 162V$. This topology generates 27-level output voltage and the maximum voltage obtained across the load as 234V (i.e., $V_1+V_2+V_3$). The switching states for this case is given in Table V and the corresponding switching pulses are shown in Fig. 13(a). The 27-level output voltage obtained across the load is shown in Fig. 13(b) and its THD result is shown in Fig. 13(c). It is observed that the THD of the 27-level output voltage waveform is obtained as 3.18%. The THD of the load voltage and load current waveform for various loads are given in Table VI.





Fig.12. Proposed inverter with three voltage sources.

TABLE V
SWITCHING STATES FOR ASYMMETRIC 27-LEVEL

Output	On-State Switches		
Voltage	Positive Cycle	Negative Cycle	
0	T_1,T_2	T_3,T_4	
V_{dc}	S ₁ ,S ₂ ,S ₄ ,S ₅ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₄ ,S ₅ ,T ₂ ,T ₃	
$2V_{dc}$	S ₃ ,S ₄ ,S ₅ ,T ₁ ,T ₄	S_3, S_4, S_5, T_2, T_3	
$3V_{dc}$	S ₁ ,S ₃ ,S ₄ ,S ₅ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₅ ,T ₂ ,T ₃	
$4V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,T ₂ ,T ₃	
$5V_{dc}$	S_6, T_1, T_4	S_6, T_2, T_3	
$6V_{dc}$	S_1, S_6, T_1, T_4	S_1, S_6, T_2, T_3	
$7V_{dc}$	S_1, S_2, S_6, T_1, T_4	S_1, S_2, S_6, T_2, T_3	
$8V_{dc}$	S_3, S_6, T_1, T_4	S_3, S_6, T_2, T_3	
$9V_{dc}$	S_1, S_3, S_6, T_1, T_4	S_1, S_3, S_6, T_2, T_3	
$10V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₆ ,T ₁ ,T ₄	$S_1, S_2, S_3, S_6, T_2, T_3$	
$11V_{dc}$	S ₃ ,S ₄ ,S ₆ ,T ₁ ,T ₄	S_3, S_4, S_6, T_2, T_3	
$12V_{dc}$	S ₁ ,S ₃ ,S ₄ ,S ₆ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₆ ,T ₂ ,T ₃	
$13V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₆ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₆ ,T ₂ ,T ₃	






Fig. 13. 27-level (a) Switching pulse (b) Output Voltage and (c) THD.

TABLE VI

DETAILS OF LOAD VARIATION STUDY FOR 27-LEVEL

S.No	Load (R-L)	Power factor	Load Voltage THD (%)	Load Current THD (%)
1	50mH	0	3.18	1.15
2	10Ω, 55mH	0.5	3.18	2.43
3	30Ω, 71.5mH	0.8	3.18	2.89
4	100 Ω	1	3.18	3.18

D. Asymmetrical - 81-level

Fig. 14. shows the basic unit of the proposed inverter topology consists of four voltage sources V_1, V_2, V_3 and V_4 . Here, the magnitude of the dc voltage sources are chosen as $V_1 = V_{dc} = 6V$, $V_2 =$ $3V_{dc} = 18V$, $V_3 = 9V_{dc} = 54V$ and $V_4 = 27V_{dc} =$ 162V. This topology generates 81-level output voltage and the maximum voltage obtained across the load is 240V (i.e., $V_1+V_2+V_3+V_4$). The switching states for asymmetrical 81-level inverter is given in Table VII and the corresponding switching pulses are shown in Fig. 15(a). The 81-level output voltage obtained across the load is shown in Fig. 15(b) and its THD result is shown in Fig. 15(c). It is observed that the THD of the 81-level output voltage waveform is obtained as 1.43%. The THD of the load voltage and load current waveform for various loads are given in Table VIII.




Fig. 14. Proposed inverter with four voltage sources.




Fig. 15. 81-level (a) Switching pulse (b) Output Voltage and (c) THD.

TABLE VIII
DETAILS OF LOAD VARIATION STUDY

S.No	Load (R-L)	Power factor	Load Voltage THD (%)	Load Current THD (%)
1	50mH	0	1.43	0.94
2	10Ω, 55mH	0.5	1.43	1.07
3	30Ω, 71.5mH	0.8	1.43	1.15
4	100 Ω	1	1.43	1.43

TABLE VII
SWITCHING STATES FOR ASYMMETRIC 81-LEVEL

Output	On-State Switches		Output	On-State Switches	
Voltage	Positive Cycle	Negative Cycle	Voltage	Positive Cycle	Negative Cycle
0	T_1,T_2	T ₃ ,T ₄	0	T_1,T_2	T ₃ ,T ₄
V_{dc}	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₇ ,T ₂ ,T ₃	$21V_{dc}$	S ₁ ,S ₃ ,S ₄ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₈ ,T ₂ ,T ₃
$2V_{dc}$	S ₃ ,S ₄ ,S ₅ ,S ₇ ,T ₁ ,T ₄	S ₃ ,S ₄ ,S ₅ ,S ₇ ,T ₂ ,T ₃	$22V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₈ ,T ₂ ,T ₃
$3V_{dc}$	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₇ ,T ₂ ,T ₃	$23V_{dc}$	S ₅ ,S ₈ ,T ₁ ,T ₄	S ₅ ,S ₈ ,T ₂ ,T ₃
$4V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₇ ,T ₂ ,T ₃	$24V_{dc}$	S ₁ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₅ ,S ₈ ,T ₂ ,T ₃
$5V_{dc}$	S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$25V_{dc}$	S ₁ ,S ₂ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₅ ,S ₈ ,T ₂ ,T ₃
6V _{dc}	S ₁ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$26V_{dc}$	S ₃ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₃ ,S ₅ ,S ₈ ,T ₂ ,T ₃
$7V_{dc}$	S ₁ ,S ₂ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$27V_{dc}$	S ₁ ,S ₃ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₅ ,S ₈ ,T ₂ ,T ₃
$8V_{dc}$	S ₃ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₃ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$28V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₈ ,T ₂ ,T ₃
$9V_{dc}$	S ₁ ,S ₃ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$29V_{dc}$	S ₃ ,S ₄ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₃ ,S ₄ ,S ₅ ,S ₈ ,T ₂ ,T ₃
$10V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$30V_{dc}$	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₈ ,T ₂ ,T ₃
$11V_{dc}$	S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$31V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₈ ,T ₂ ,T ₃
12V _{dc}	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$32V_{dc}$	S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
$13V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₇ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₇ ,T ₂ ,T ₃	$33V_{dc}$	S ₁ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
14V _{dc}	S_8, T_1, T_4	S_8, T_2, T_3	$34V_{dc}$	S ₁ ,S ₂ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
15V _{dc}	S_1, S_8, T_1, T_4	S_1, S_8, T_2, T_3	$35V_{dc}$	S ₃ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₃ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
$16V_{dc}$	S_1, S_2, S_8, T_1, T_4	S_1, S_2, S_8, T_2, T_3	$36V_{dc}$	S ₁ ,S ₃ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
17V _{dc}	S ₃ ,S ₈ ,T ₁ ,T ₄	S ₃ ,S ₈ ,T ₂ ,T ₃	$37V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
18V _{dc}	S_1, S_3, S_8, T_1, T_4	S ₁ ,S ₃ ,S ₈ ,T ₂ ,T ₃	$38V_{dc}$	S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
19V _{dc}	S ₁ ,S ₂ ,S ₃ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₈ ,T ₂ ,T ₃	39V _{dc}	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃
$20V_{dc}$	S ₃ ,S ₄ ,S ₈ ,T ₁ ,T ₄	S ₃ ,S ₄ ,S ₈ ,T ₂ ,T ₃	$40V_{dc}$	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₈ ,T ₁ ,T ₄	S ₁ ,S ₂ ,S ₃ ,S ₄ ,S ₅ ,S ₆ ,S ₈ ,T ₂ ,T ₃

8. Conclusion

This paper proposed a photovoltaic based new symmetric and asymmetric type multilevel inverter topology. The main advantage of this inverter topology is it uses minimum switching components for larger levels as compared with other conventional topologies. The simulation results for both the symmetric and asymmetric modes of the proposed multilevel inverter are presented. The result shows that the output voltage waveform of proposed multilevel inverter achieves less %THD during both symmetric and asymmetric operation.

References

- [1] Baker, R.H. and Bannister, L.H.: *Electric Power Converter*. In: U.S. Patent 3 867 643, Feb. 1975.
- [2] Farakhor, R., Reza Ahrabi, H., Ardi and Najafi Ravadanegh, S.: Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components. In: IET Power Electronics, Vol. 8, No. 6, pp. 1052-1060, 2015.
- [3] Du, Z., Tolbert, L.M., Ozpineci, B. and Chiasson, J.N.: Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter. In: IEEE Transactions on Power Electronics, Vol. 24, No. 1, pp. 25–33, 2009.
- [4] Corzine, K.A. and Familiant, Y.L.: *A new cascaded multilevel H-bridge drive*. In: IEEE Transactions on Power Electronics, Vol. 17, pp. 125–131, 2002.
- [5] Thiyagarajan, V. and Somasundaram, P.: Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components. In: Computer Modeling in Engineering & Sciences, Vol. 113, No. 4, pp. 461-473, 2017.
- [6] Banaei, M.R. and Salary, E.: New multilevel inverter with reduction of switches and gate driver. In: Energy Conversion and Management, Vol. 52, pp. 1129–1136, 2011.
- [7] Nabae, A., Takahashi, I. and Akagi, H.: *A new neutral-point-clamped PWM inverter*. In: IEEE Transactions on Industry Applications, Vol. 17, No. 5, pp. 518–523, 2011.
- [8] Busquets-Monge, S., Rocabert, J., Rodriguez, P., Alepuz, S. and Bordonau, J.: Multilevel Diode-Clamped Converter for Photovoltaic Generators with Independent Voltage Control of Each Solar Array. In: IEEE Transactions on Industrial Electronics, Vol. 55, No. 7, pp. 2713-2723, 2008.
- [9] Rodriguez, J., Lai, J.S. and Peng, F.Z.: *Multilevel inverter: A survey of topologies, controls, and applications*. In: IEEE Transactions on Industrial Electronics, Vol. 49, No. 4, pp. 724–738, 2002.
- [10] Rahim, N.A. and Selvaraj, J.: Multistring five-level inverter with novel PWM control scheme for PV application. In: IEEE Transactions on Industrial Electronics, Vol. 57, No. 6, pp. 2111–2123, 2010.

- [11] Patel, H. and Agarwal, V.: *MATLAB-based modeling* to study the effects of partial shading on PV array characteristics. In: IEEE Transactions on Energy Conversion, Vol. 23, No. 1, pp. 302–310, 2008.
- [12] Gow, J. A. and Manning, C.D.: Development of a photovoltaic array model for use in power-electronics simulation studies. In: IEE Proceeding Electric Power Applications, Vol. 146, No. 2, pp. 193–200, 1999.
- [13] Venkatraman, T. and Periasamy, S.: Analysis of Multicarrier PWM techniques for Photovoltaic fed Cascaded H-Bridge Multilevel Inverter. In: Journal of Electrical & Electronics Engineering, Vol. 10 Issue 1, p85-90, May 2017.
- [14] Odeh, C.I., Obe, E.S. and Ojo, O.: *Topology for cascaded multilevel inverter*. In: IET Power Electronics, Vol. 9, No. 5, pp. 921-929, 4 20 2016.
- [15] Lee, S.S., Sidorov, M., Lim, C.S., Idris, N.R.N. and Heng, Y.E.: *Hybrid Cascaded Multilevel Inverter* (*HCMLI*) with *Improved Symmetrical 4-Level Submodule*. In: IEEE Transactions on Power Electronics, vol. 33, no. 2, pp. 932-935, Feb. 2018.
- [16] Babaei, E., Laali, S. and Alilu, S.: Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units. In: IEEE Transactions on Industrial Electronics, Vol. 61, No. 12, pp. 6664-6671, Dec. 2014.
- [17] Samadaei, E., Sheikholeslami, A., Gholamian, S.A. and Adabi, J.: A Square T-Type (ST-Type) Module for Asymmetrical Multilevel Inverters. In: IEEE Transactions on Power Electronics, Vol. 33, No. 2, pp. 987-996, Feb. 2018.
- [18] Prabaharan, N. and Palanisamy, K.: Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit. In: IET Power Electronics, Vol. 10, No. 9, pp. 1023-1033, 7 28 2017.
- [19] Gupta, K.K. and Jain, S.: Topology for multilevel inverters to attain maximum number of levels from given DC sources. In: IET Power Electronics, Vol. 5, No. 4, pp. 435-446, April 2012.
- [20] Hota, A., Jain, S. and Agarwal, V.: An Optimized Three-Phase Multilevel Inverter Topology with Separate Level and Phase Sequence Generation Part. In: IEEE Transactions on Power Electronics, Vol. 32, No. 10, pp. 7414-7418, Oct. 2017.
- [21] Samadaei, E., Gholamian, S.A., Sheikholeslami, A. and Adabi, J.: An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters With Reduced Components. In: IEEE Transactions on Industrial Electronics. Vol. 63, No. 11, pp. 7148-7156, Nov. 2016.
- [22] Venkatraman, T. and Periasamy, S.: Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count. In: Acta Polytechnica Hungarica, Vol. 15, No. 2, pp. 141-67, 2018.