

# Effect of Gate on the Input Impedance and Noise Factor on MESFETs Integrated Circuits

Mohamed Salah BENBOUZA \*, Nadjim MERABTINE \*\*

\* Département d'électrotechnique Faculté des Sciences Université de Batna Algeria.

[benb5506@yahoo.fr](mailto:benb5506@yahoo.fr)

\*\* Laboratoire Electromagnétisme et Télécommunications Université de Constantine Algeria.

[merabtinénadjim@yahoo.fr](mailto:merabtinénadjim@yahoo.fr)

Cherifa KENZAI-AZIZI \*\*\*

\*\*\* Laboratoire Physique des Couches Minces et Interfaces Université de Constantine Algeria.

[aziziche@yahoo.fr](mailto:aziziche@yahoo.fr)

**Abstract:** Since 1961 date of the first integrated circuit to 1971 which has seen the first microprocessor application, the micro-electronics passed from a discrete transistor to MSI integrated circuits with many thousands of integrated components and now to VLSI integrating many hundreds of thousands of devices. Technological recent technological progress permitted the GaAs and its ternary derivative to be the second generation material.

So, we present a study on the Gallium arsenide material specifying its transport and electric properties, and its specific advantages over the silicon material. A semi insulating substrate study of a gate Schottky diode for the GaAs MESFET devices manufacturing such as structures with and without buffer layer, with buried gate, mushroom and several fingers are carried over.

We will study the influence of the input impedance and output resistance to the gate as well as the noise generated by the structures to several fingers.

**Key words:** GaAs MESFET, gate in  $T$  and  $PI$ , gate resistance, noise.

## 1. Introduction

The aim of this work is the study of the logical integrated circuits based gallium arsenide gate Schottky field-effect transistors called GaAs MESFET. As a matter of fact, the integrated circuits development has a very important impact on the whole of electronics effectively, since 1961 dates from the first integrated circuit, to 1971 that saw the first microprocessor apparition, the micro electronics passed from to LSI circuits with thousand of integrated components and now to circuits VLSI

circuits integrating several hundreds of thousands of devices.

In this study, we are first interested by the gallium arsenide GaAs material that is the bases of this technological evolution, then to different structures of MESFET GaAs component which composes a choice device for the conception and the realization of ultra fast logic circuits at propagation time inferior to the nanosecond.

## 2. GaAs material

The choice of GaAs as material permitting to obtain very high performances for the integrated circuits is not only related to very interesting semi-conducting properties but to a propitious compromise between different criterion such as the metallurgic properties, ability to technological realisation, working temperature, tolerance to radiations. The last year technological progress permitted GaAs and its ternary derivatives to be the second generation material.

### 2.1. Transport properties

The N type gallium arsenide presents excellent transport properties [1]. For weak values of the doping of material doping, mobility at weak field can reach values of  $8000-9000 \text{ cm}^2/\text{Vs}$  at the ambient temperature ( $10000$  to  $80000 \text{ cm}^2/\text{Vs}$  with  $77^\circ \text{ K}$ ). At the usual doping ( $10^{17} \text{ .Cm}^{-3}$ ), the electrons mobility is six times higher in GaAs than in the Si and their transport speed is twice (higher) faster. The speed saturation at high electric field is reached for an electric field less higher than the Si. As a result ,the transit time of

GaAs MESFET with gate length between 0.5 and 0.1  $\mu\text{m}$  is of the order of 10 to 20 picoseconds corresponding to cut-off frequencies of gain the product in current - pass band-between 20 to 30 GHz. For a similar conception, we point out merit factor for to six times superior to those obtained on silicon JFET devices.

## 2.2. Electric Properties

The electric properties of GaAs with 300 °K intervening in the discrete or integrated circuits manufacture are gathered in table 1.

PROPERTIES	GaAs	Si
forbidden band Energy	1.43eV	1.12eV
forbidden band Type	Direct	Indirect
State density in the conduction band	$5.10^{17}\text{cm}^{-3}$	$5.10^{19}\text{cm}^{-3}$
Charge at MIS interface	$10^{13}\text{cm}^{-3}$	$10^{10}\text{cm}^{-3}$
Life duration of the minority carriers	$10^8\text{s}$	$10^4\text{s}$
critical field at high field mode	$3.10^5\text{Vcm}^{-1}$	$1.10^5\text{Vcm}^{-1}$
Break-down field	$4.10^5\text{Vcm}^{-1}$	$3.10^5\text{Vcm}^{-1}$
Schottky barrier height	0.7-0.8V	0.4-0.6V
Electronic mobility at $N_d=10^{17}\text{cm}^{-3}$	$4900\text{cm}^2\text{V}^{-1}\text{s}^{-1}$	$800\text{cm}^2\text{V}^{-1}\text{s}^{-1}$
holes mobility	$250\text{cm}^2\text{V}^{-1}\text{s}^{-1}$	$350\text{cm}^2\text{V}^{-1}\text{s}^{-1}$
electrons mobility speed	$1.10^7\text{cms}^{-1}$	$1.10^9\text{cms}^{-1}$
Maximale resistivity	$10^9\Omega\text{cm}$	$10^9\Omega\text{cm}$

Table 1: Main properties of GaAs and Si at 300°K

## 2.3. Semi-insulating substrate

The semi insulating GaAs material availability [2] (resistivity included between  $10^7$  and  $10^9\Omega\text{cm}$  with  $T=300^\circ\text{K}$ ) is a substantial advantage from technological and electrical performance point of view.

The inter device insulation is ensured without circuit's performances damage: thus the parasitic capacities linked to the mass plan remain inferior to the coplanar parasitic capacities of drain- source contacts interconnections lines.

The obtaining method of semi-insulating GaAs substrates consists in compensating the residual levels obtained materials using the of Bridgman method by a specifically deep impurity; the chrome being mostly used. The use of ionic implantation of the chrome doped GaAs obtained by Bridgman growth revealed anomalies appearing during the annealing after

implantation.

The phenomenon tied to the Cr oxodiffusion during the thermal treatment is identical to the one met on epitaxied layers on Cr doped GaAs.

## 3. GaAs MESFET transistors manufacture

On GaAs, the base component is in fact the Schottky gate field-effect transistor called MESFET (Metal Semiconductor Field Effect- Transistor) which is a majority carriers device, its structure is particularly simple easily realizable in N type thin layer. This MESFET active layer is a thin conducting uniform layer with a thickness  $d$  (1000-2000Å) with can vary doping between  $10^{16}$  and  $3.10^{17}\text{cm}^{-3}$  according to the structure, N doped by means of sulphur or tin some time . The active layer growth is realized by various technologies [3]:

- Liquid phase epitaxy, the later does not allow a strict control thickness  $d$ .

- molecular jets epitaxy [4] that allows an excellent control of active layer thickness(a few thousands of Angströms – layer ) and is particularly well adapted to the GaAs MESFET realization ,of normally blocked said Normally OFF.

- Ionic implantation, this semi isolating doping technique permits to realise layers with properties similar to those obtained by epitaxy and present certain advantages for the reproducibility and structure homogeneity.

- Vapor phase epitaxy by metallic device or chlorides [4] is the softest method and the most adapted to the industrial treatment; it actually remains the privileged toolt for the discrete devices.

The N layer region (figure 1-a) form the active area. The source-drain contact is composed by an “eutectique” obtained by an alloy (400-500°C) of thr gold germanium layer with GaAs.

Metallization of nearly 0.5  $\mu\text{m}$  thicknesses formed by a titanium gold compo dposit ensure the device interconnections with the elements.

The MESFET main advantage is the particularly simple gate structure that always to reduce its geometry to extreme values comparatively to other transistors.

It is sufficient to engrave on GaAs the metallic band that forms the grate. For the integrated circuits, the typical length is of 1 $\mu\text{m}$  but the actual tendency is to pass to the submicronics geometries. the gate length which determines at the time the input capacity on the electrons transit time in the channel conditions the performances at average velocity of  $10^7\text{cm.s}^{-1}$ , leads to a 10 ps a transit time and a

current gain cut-off frequency of the order of 15 GHz. Taking the new possibilities in micro lithography into consideration, the microelectronics on GaAs is more advanced than silicon technology.

### 3.1. Structure with and without buffer layer

The first transistor as being realised by means of epitaxial layers directly deposited on semi -insulating substrate (figure 1-a)




Fig. 1. Structure of the GaAs MESFET; (a) MESFET without buffer layer; (b) MESFET with buffer layer

Their performances have being affected by effects by hysteresis. Is effect in order to minimize the activate substrate interface layer, it has became classical to insert an epitaxial layer called “buffer” weakly doped ( $10^{12}$  to  $10^{11}$   $\text{cm}^{-3}$ ) and which the average thickness is of the order  $10\ \mu\text{m}$  (figure 1 - b).

In order to improve the device performances, several manufacture techniques has being proposed .We will present some of them [5].

### 3.2. Ploughed or “buried” gate GaAs MESFET”

In GaAs and for a free face, there is potential barrier near the surface one (figure 2). This latter is expressed by the space charge density existence, extending in the drain gate and source gate-space.





Fig.2. Longitudinal section of the MESFET with buried gate.


It follows a noticeable increase in access resistances. The latter limit the current which is then badly controlled by the gate (particularly for the weak gate polarization or lightly positive) . To improve the transistor command, we realise a buried gate. This structure is realised by grooving using by a chemic attack or plasma engraving, a trench in the semiconductor between the source and drain contacts. Then the gate metal is pulverized at the very bottom of this trench. By this method we reduce the access resistances to the intrinsic region of the component (under the gate) due the lateral region uncontrolled by the gate. This process presents, however, the disadvantage to increase the technological operations complexity .we often prefers the locad ionic implantation technics that permit to over dope the inter electrode regions and consequently to decrease the access resistances by selectively increasing the donors density  $N_d$  (N type semiconductor N type) under the lateral regions.

### 3.3. Buffer layer structure GaAs MESFET

To improve the GaAs MESFET commutation and hyper frequency performances many gate configuration are considered figure (3-a) shows a structure with semi insulating gate, manufactured by Ar bombing of the gate region. The device can reduce the capacity, reduce also gate the leakage current and increase the tension of breakdown voltage. The figure (3-b) shows a similar structure with a gate in “buffer”. This layer is inserted between the gate metal and the active layer, the self-aligning technics has being used to realised components with submicronic gate length.




(a)




(b)

Fig.3. Structure GaAs MESFET with buffer layer; (a) Gate bombardment with Argon Ions; (b): Gate buffer layer

### 3.4. T and PI GaAs MESFET structures



(a)




(b)

Fig.4. T and PI GaAs MESFET structures; (a) T GaAs MESFET; (b) PI GaAs MESFET


### 4. Equivalent circuit of the MESFET

The equivalent circuit of a component MMIC must sufficiently represent all the important physical characteristics of the device and exploit the relationship between the equivalent elements of the circuit and physique of the device which will be useful in the mathematical formulation.

Transistor MESFET and HEMT to study is represented on figure 5-a. the structure which determines the behaviour of microwave of a transistor MESFET is identified on the figure 5-b; some of parameters important are deferred in [6, 7].



(a)



(b)

Fig.5. Parameters of MESFET; (a) geometrical parameters; (b) equivalent circuit in high frequency

Where:  $N$  is the doping density in the  $N$  layer of the channel,  $W$  is the thickness of the layer  $N$  of the

channel under the gate,  $Z_G$  is the width of the gate,  $L_G$  is the length of the metal gate,  $L_{SG}$  is the separation gate - source,  $L_{GD}$  is the separation gate - drain,  $W_R$  the depression depth of the gate,  $W_s$  is the exhaustion depth of the surface,  $d$  is the depth of exhaustion,  $h$  is the height of the gate,  $X$  is the extension of the gate charge space under the gate.

## 5. Influence of gate resistance on the input impedance

Resistance associated to the gate metallization deteriorates the microwaves and commutation performances. To carry out weak noise MESFET, it is important to decrease the gate resistance. This gate resistance  $R_g$  was identified a long time as a parasitic parameter which deteriorates the noise factor and limits the power gain of the Schottky-barrier-gate MESFETS (SBGMESFETs). We add a metallization resistance:  $R_{ga}$  to  $R_g$  as shown on the figure 5-b. This gate metallization resistance contributes clearly to  $R_g$  [8, 9]. It is given in a distributed way, and confirms the effect of the resistance end to end of the gate finger:

$$R_{ga} = \frac{r_{ga} W_g}{3Nk^2} \quad (1)$$

To distinguish this well-known resistance from the component MESFET which is the aim of this article, we presented this access resistance along the gate finger  $r_{ga}$ , it is then the end to end normal metallization resistance given by:

$$r_{ga} = \frac{\rho}{A_{gx}} \quad (2)$$

Where  $\rho$  is the metal resistivity of gate, and  $A_{gx}$  is the gate section.  $W_g$  is the gate and  $Nk$  is the number of parallel fingers. Because the undercarriage length of door is narrowed with major submicronic dimensions it is usual to limit the increase in the  $r_{ga}$  by using a formed cut  $T$ , and to increase the number of parallel fingers. The skin effect will present the frequency response in the metallization access resistance of the gate in AC regime [10]:

$$r_{ga}^{ae}(f) = r_{ga} \sqrt{1 + \frac{f}{f_{se}}} \quad (3)$$

Where the frequency characteristic for the beginning of the significant skin effect is:

$$f_{se} = \beta \frac{r_{ga}}{\mu_0} \quad (4)$$

$\mu_0 = 4.10^{-7}$  Vs/Am is the free space permeability, and  $\beta$  a geometrical factor, roughly equal to 3,5 for a

cross section of the cross-section. For a  $r_{ga}=150$   $\Omega/\text{mm}$ , the  $f_{se}$  is 420 GHz. Although  $\beta$  can be reduced by the presence of a plane on the ground [11], the skin effect seems certainly to be negligible. We prove numerically that the skin effect is indeed negligible, and that eqns. (3) - (4) are precise and adapted for SBGMESFET. Another resistive component on the input side of the MESFET is the filling resistance  $R_i$  (or  $R_{gs}$ ) for the gate - source capacity. This parameter is often hard to separate from  $R_g$  during the extraction of the equivalent circuit [12]. However,  $R_i$  is between a sixth and a fifth of the channel resistance for a used zero-drain-polarization [13].

$$R_i = \frac{1}{5} R_o \left( \frac{L_g}{W_g} \right) \left( \frac{I_{d\max}}{I_d} \right) = \frac{L_g \cdot v_{sat}}{5\mu I_d} \quad (5)$$

Where  $R_o$  is the plate resistance and  $I_{d\max}$  the current saturation of the channel,  $v_{sat}$  is the speed of saturation, and  $\mu$  the mobility. The factor 1/5 in eqn. (5) is the higher limit of quantity:

$$(R_{i1}-R_{i2}) / (I_{i1}-I_{i2})^2$$

Where  $R_{ij}$  and  $I_{ij}$  parameters determine the Y parameters, and are derived from the waves linear equation of the MESFET inside [14]. It explains both the distributed nature of  $R_i$ , and the change of the electron concentration of the sheet along the channel. Both eqns. (1) and (5) foresee very small resistances, often much smaller than the values produced by methods of extraction of equivalent circuit. It is an indication of an additional component in the input resistance, whose physics must be established in order to understand better the MESFET component, and to produce measurable models. To finish the study of effect of the conducting semi metal interface, we add a component to  $R_g$  resistance [15] which defines the gate resistance  $f$  the normalized interfacial resistance. This resistance is defined as a contact resistance with the substrate,  $r_{gi}$  being the normal gate resistance of the normalized interfacial resistance.

$$R_{gi} = \frac{r_{gi}}{W_g L_g} \quad (6)$$

Simulation AC of the influence of the gate resistance and gate length on the input and output impedance of GaAs MESFET transistors are represented on figures 6, 7 and 8.




Fig.6. Gate influence on Z in




Fig.7. Gate influence on C in




Fig.8. Gate influence on R out

## 6. Influence of the gate on the noise factor

We can observe three different sources of noise: For low frequencies the factor  $(1/F)$  called wavering noise which draws its performance from the low frequency and the care should be taken to avoid

excessive attenuation of the signal compared to the signal at lower frequencies; this noise will not be important in amplifiers which operate above the frequency (which is the frequency that the thermal noise starts to dominate this noise). This noise causes a serious problem in the oscillators and the mixers because of the non-linearity intrinsic devices. This noise is primarily due to carriers hopping in and out of deep levels in the substrate, buffer, and active layer and out of surface traps on the channel surfaces. It can be minimized by the deep-level density control and by the passivation of active layer surfaces. For this reason, HBT and HEMT appear essentially to be of better candidates for these applications with great controls and qualities which are now available with the epitaxial growth techniques. At larger frequencies parasitic resistances such as  $R_s$  and  $R_g$  starts to dominate the sources of disturbance of the device. We should add to this the noise created by the thermally induced statistic fluctuation in the local carrier density in the channel.

The principal application of GaAs MESFET was in amplification with weak noise. It is important in the determination of a simple analytical expression to calculate the factor of minimum noise of a field-effect transistor. Since the factor of noise of a field-effect transistor is carried out by taking into account the point of operation and the equivalent impedance of the circuit. The noise factor: NF is related to four elements:  $g_{mo}$ ,  $C_{gc}$ ,  $R_s$  and  $R_g$  which are measured starting from the S parameters extracted empirically from small model signal, Fukui derived a simple expression for NF [16]:

$$NF \approx 1 + K_F \omega C_{gc} \left( \frac{R_s - R_g}{g_{mo}} \right)^{1/2} \quad (6)$$

Or the factor  $K_F = 2.5$  to  $3.0$  transistors MESFET and  $K_F = 1.5$  to  $2.0$  for HEMT. Factor  $K_F$  is often a simplification of noise generated by the drain current. Another simple expression of the noise was defined by Delagebeaudeuf and Al [17]:

$$NF \approx 1 + 2\omega \frac{C_{gs}}{g_{mo}} \left( \frac{R_s - R_g}{R_i} \right)^{1/2} \quad (7)$$

The simulation of the noise factor is shown on the figure 9 shows that we must reduce the gate length and minimize the parasitic source of the gate resistances. At a given frequency, the noise factor decreases with the channel length; it also decreases with the channel width; as a consequence of the reduction of  $R_g$  for narrower gate. It is also proved

that a field-effect transistor uniformly doped yields less noise than the other devices which have the same geometry. This result is due to the reduction of  $g_m$  (but not  $g_m/C_{GS}$ ) for MESFET transistors.




Fig.9. Gate influence on the noise

## 7. Conclusion

We presented the effect of the gate resistance of Schottky gate GaAs MESFETS for gate lengths lower than  $0.5 \mu m$ . The metallization resistance  $R_{gi}$  is practically undetectable for wider gate lengths. This resistance  $R_g$  due to the skin effect can be induced starting from theoretical  $R_i$ . The considerations and the experimental observations prove that these resistances are not defined in an obvious manner by a fraction of input series resistance of the short gate MESFETS.

We have also studied the frequency response of the noise factor generated by these resistances. In order to improve the component's performances and to have a weak noise, we should reduce the gate length and minimize the parasitic sources and also reduce the gate resistances. At a given frequency, the noise decreases with decreasing channel length. It also decreases with decreasing channel width; as a consequence of the reduction of  $R_G$  for narrower gate. It is also proved that the use of field-effect transistor yields less noise than components uniformly doped with the same geometry. It results in  $g_m$  reduction (but not  $g_m/C_{GS}$ ) for field-effect transistors.

We note that resistance  $r_{gi}$  has a capacitive effect at higher frequencies and cannot be ignored at the microwave and millimetre-length wave frequencies.

## References

1. Baransky, P., Klotchlov, V., Potykevitch, L.: *Electronique des Semi-conducteurs. (Electronic of semiconductors)*, Editor Masson, 1978, p. 120-150.

2. Lindquist, P.F., Ford, W.M.: *GaAs FET principles and technology*. Editor JAMS.V.D, 1980.
3. Martinez, A.: *Electronique des transistors (electronic of transistors)*, Thèse d'Etat, Université Paul Sabatier, Toulouse France, 1976, p. 75-102.
4. Baudet, P.: *The semi-conductor Acta Electronica*, Feb. 1980, Vol. 23, N°2, p.5-12.
5. Graffeuil, J., Obergon, J.: *Application des MESFET GaAs (MESFET application's)*, Editor Masson, 1984, p. 25-82.
6. Chen, C. L. and al.: *High-performance fully-depleted SOI RF CMOS*, IEEE Electron Device Letters, Jan. 2002, Vol. 23, p. 52-54.
7. Ladbrooke, P. H.: *GaAs FETs and HEMT's*, MMIC Design Art. House, 1989.
8. Tiallet-Guy, B., Ouarche, Z., Prigent, M., and al.: *Direct Extraction of a Distributed Nonlinear FET Model from Pulsed*, IEEE Microwave and Guided Wave Letters, Feb. 1998, Vol. 8, N°2, 20-24.
9. Fukui, H.: *Determination of the Basic Device Parameters of a GaAs MESFET*, Bell System Technology Journal, 1979, Vol. 58, p. 771.
10. Allee, D.R., Broers, A.N., Pease, R.F.W.: *Limits of Nano-Gate Fabrication*. In: proceeding of IEEE Microwave Letters, 1991, Vol. 79, p. 1093.
11. Faraji-Dana, R., Chow, Y.: *Edge Condition of the Field and A.C. Resistance of a Rectangular Strip Conductor*. In: proceeding of IEEE Pt. H, 1990, Vol. 137, p. 133.
12. Faraji-Dana, R., Chow, Y.L.: *The Current Distribution and AC Resistance of a Microstrip Structure*, IEEE Trans. Microwave Theory Tech., 1990, Vol. 38, p. 1268.
13. Rohdin, H.: *Reverse Modeling of E/D Logic Submicrometer MODFET's and Prediction of Maximum Extrinsic MODFET Current Gain Cutoff Frequency*, IEEE Trans. Electron Devices, 1990, Vol. 37, p. 920.
14. Roblin, P., Kang, S., Ketterson, A., Morkoc, H.: *Analysis of MODFET Microwave Characteristics*, IEEE Trans. Electron Devices, 1987, Vol. 34, p.1919.
15. Rohdin, H., Nagy, A., Robbins, V., and al.: *Low-Noise, High-Speed Ga.47In.53As/Al.48In.52As 0.1-um MODFETs and High-Gain/Bandwidth Three-Stage Amplifier Fabricated on GaAs Substrate*. In: proceeding of IPRM, 1989, p. 73.
16. Fukui, H.: *Design of Microwave GaAs MESFETs for Broad-Band Low-Noise Amplifiers*, IEEE Trans. Microwave Theory and Tech., 1979, Vol. 29, N°10, p. 176-183.
17. Delagebeaudeuf, D., Chevrier, J and al.: *A New Relationship Between the Fukui Coefficient and Optimal Current Value for Low- Noise Operation of Field-Effect Transistors*, IEEE Electron Device Letters, 1985, Vol. 6, N°9, p. 444-445.