

DESIGN AND PERFORMANCE ANALYSIS OF TG - CMOS FULL ADDER FOR DIGITAL APPLICATIONS

Hemima R

Assitant Professor/ECE,
Jai Shriram Engineering College,
Tirupur,
Email : r.hemima@gmail.com,

Ganeshbabu C

Professor/ECE
Bannari Amman Institute of Technology,
Sathy
Email : bits_babu@yahoo.co.in

Abstract: In this paper, a hybrid Transmission Gate - CMOS logic (TG-CMOS) single bit full adder is proposed. This proposed full adder replaces the six transistor XNOR in the existing adder with two transistors XNOR and also the carry generation path is modified for better power with good voltage swing. The proposed logic is designed as single bit full adder and implemented with a 16 bit ripple carry adder. The design and simulation are done through cadence virtuoso tool with 180nm, 90nm and 45nm technologies. The performance parameters of the proposed design is compared with the existing adder designs. The Performance analysis of the proposed system shows that it consumed less power and operates in high speed. Also the extended version of proposed full adder ie., 16 bit ripple carry adder works effectively.

Key words: Hybrid, Cadence, RCA, PDP, High Speed, CMOS

1. Introduction

Increasing the usage of portable battery devices claims an efficient power, area and speed circuits. Full adder is a sole module in major electronic circuits. Since more researches were gone through this arithmetic blocks [1], [2].

Full adders were analyzed using various logic techniques in past research and evaluated its own merits and demerits [3]-[11]. Other improvised design is Mirror adder [4]. It almost had the same transistor count and power consumption but the maximum propagation delay.

It was a simple design compared to CMOS logic. Other part complementary pass transistor logic gives efficient voltage swing with 32 transistors [5], [6]. But this logic is not a good option for low power applications. Due to the high switching activity, high transistor count, overloading of the inputs and static inverters are the drawback of this technique. Voltage degradation is the important disadvantage of CPL which is analyzed using TGA with only 20 transistors in full adder design [7], [8].

In Static CMOS [3], Dynamic CMOS [4], CPL Logic [5], [6], TGA [7], [8] the various logic

designs were analyzed. To improve the performance of the adder hybrid logic was used [9]. Delay and high power consumption are the other demerits of CPL logic. Then research has been focused on hybrid logic styles to improvise the performance of the adder. Vesterbacka [10] proposed 14 T Full adder design. In same Zhang et al [11] presented a hybrid pass and static CMOS logic (HSPC). Partha Bhattacharya et al [26] adders are giving promising performance.

2. TG-CMOS Full Adder design

Fig. 1. shows the TG-CMOS full adder design. The TG-CMOS Full Adder design is to reduce the power consumption and area of the full adder circuit




Fig. 1. TG-CMOS Full Adder Design

In full adder circuit, XNOR circuit. XNOR is a very important module in every full adder design but it consumes the large amount of power. Different types of XNOR/XOR circuit designs were executed and the results were compared reported in [7] and [12] – [14].

The existing adder design consist of two XNOR module with six transistors each and the carry propagation module. In this paper the six transistor XNOR is replaced with two transistors design for better power with good voltage swing. The output carry signal is implemented by the transistors M_{p5} , M_{p6} , M_{n5} , and M_{n6} .

3. Performance Analysis of the TG-CMOS Full Adder

The performance of the TG-CMOS full adder has been simulated using 180nm, 90nm and 45nm technology and compared with the existing design from [1] – [11] and also the special hybrid designs from [1], [2] and [19].

4. Result and Discussion

In this section the simulated and compared output results of the TG-CMOS full adder discussed.

Table I - III reflects the power, Delay and Power Delay Product of the multiple types of single bit full adder design with 180nm, 90nm and 45nm technology using cadence Virtuoso tools. The transistor count also calculated for these variety designs.

From this table we can clearly understand that our proposed design is efficient in terms of power and delay and its products also. In this table some of the design output parameter values are not able to calculate due to the different types of transistor.

Especially the 10T full adder design were all not simulated using 90nm and 180nm technology because in that design they using only NMOS Transistors so their threshold voltage were very much lower in these technologies

comparing the delay parameter this paper proposed design was good but the existing full adder design also have very good speed comparatively our proposed model.

Like wise the transistor count also good comparatively other designs. The lower transistor count is received by 10T full adder design.

The power delay product also good comparative to other designs. From this comparison table the efficiency of the proposed design is reflects.

Table I - Adders parameters comparison in 180nm with 1.8v

Design	Average Power in μW	Delay in ps	PDP in fJ
24 T	15.91	314.2	4.998
FA_Hybrid	5.978	252.3	1.508
C-CMOS2	6.2199	292.1	1.8168
CPL	7.7198	183.97	1.4202
TGA	8.4719	293.9	2.8989
14 T	12.7217	381.7	4.8558
HSPC	6.3798	273.7	1.74615
Mirror	6.0797	281.61	1.7121
FA_DPL	19.56	226.6	4.432
FA_SR_DP	20.78	220.65	4.585
L			
TFA	8.2491	287.1	2.3686
Majority	6.3227	185.4	1.7222
Based			
10 T	14.3449	132.59	1.9020
16T_	4.156	224	0.932
Hybrid			
TG-CMOS	2.529	212	0.537
FA			

Table II - Adders parameters comparison in 90nm with 1.2v

Design	Average Power in μW	Delay in ns	PDP in fJ
24 T	7.707	0.1406	1.0836
FA_Hybrid	6.21	0.143	0.888
C-CMOS2	1.5799	0.1269	0.200489
CPL	1.7598	0.0791	0.1392
TGA	1.7619	0.2317	0.40823
14 T	3.3297	0.3389	1.1284
HSPC	1.56	0.2207	0.34429
Mirror	1.1507	0.1226	0.19249
FA_DPL	7.34	0.254	1.864
FA_SR_DP	7.4	0.167	1.235
L			
TFA	1.7363	0.3198	0.55526
Majority	1.5751	0.0939	0.1479
Based			
10 T	---	----	----
16T_	1.17664	0.0913	0.10742
Hybrid			
TG-CMOS	0.4883	0.0456	0.0224
FA			

Table III - Adders parameters comparison in 45nm with 0.6v

Design	Average Power in μW	Delay in ns	PDP in fJ
24 T	3.8535	0.0703	0.2709
FA_Hybrid	3.105	0.0715	0.0224
C-CMOS2	0.78995	0.06345	0.8524
CPL	0.8799	0.0395	0.0348
TGA	0.88095	0.11585	0.1034
14 T	1.66485	0.1694	0.2820
HSPC	0.78	0.1103	0.0860
Mirror	0.57535	0.0613	0.0354
FA_DPL	3.67	0.127	0.4671
FA_SR_DP L	3.7	0.0835	0.3089
TFA	0.86815	0.1599	0.1389
Majority	0.78755	0.04698	0.0369
Based			
10 T	---	---	---
16T_	0.58832	0.0456	0.0268
Hybrid			
TG-CMOS	0.24415	0.0228	0.0149
FA			

Table IV - Adders Transistor count

Design	No of Transistors
24 T	24
FA_Hybrid	24
C-CMOS2	28
CPL	32
TGA	20
14 T	14
HSPC	22
Mirror	28
FA_DPL	22
FA_SR_DPL	20
TFA	16
Majority Based	--
10 T	10
16T_ Hybrid	16
TG-CMOS FA	12




Fig. 2. 1 Simulation output of XOR Gate

The Fig 2.1 shows the output of the two input XOR Gate. This design is simulated using Cadence Virtuoso tools using 180nm, 90nm and 45nm technology. XOR gate is on when two inputs of the gate is different. It is in off condition when two of its input is same.



Fig. 2. 2 Simulation output of Full Adder

The Fig 2.2 reflects the output of the Single bit Full Adder Design. This design is simulated using Cadence Virtuoso tools using 45nm, 90nm and 180nm technology.

Single bit full adder generates carry signal when three of its input signals are maximum. It will not generate the carry signal otherwise.




Fig. 2. 3 Power comparison of the full adder using 45nm,90nm and 180nm technology.

The above graph shows the power analysis of the full adder in different design techniques using 45nm, 90nm and 180nm technologies. From this analysis graph, clearly explains the power consumption of the proposed full adder comparatively better with the existing adder designs.




Fig. 2..4 Delay comparison of the full adder using 45nm and 90nm technology.

The above graph shows the delay analysis of the full adder in different design techniques using 45nm and 90nm technologies. From this analysis graph, shows the speed of the proposed full adder comparatively good with the existing adder designs.




Fig. 2. 5 PDP comparison of the full adder using 45nm,90nm and 180nm technology.

The above graph shows the PDP analysis of the full adder in different design techniques using 45nm, 90nm and 180nm technologies. From this analysis graph, clears that the power Delay Product of the proposed full adder is efficient




Fig. 2. 6 Layout of full adder with 180 nm and 90nm

From the analysis of Table I & Fig 2 we concluded that the area in 180nm is $68.62\mu\text{m}^2$ and the area in 90- and 45nm are $34.31\mu\text{m}^2$ and $17.15\mu\text{m}^2$ respectively. When compared with the 10T [24] full adder, the proposed design is consumed 34.5% more area. But the main objective of the proposed design is reducing the PDP.




Fig. 3. 16-bit ripple carry full adder with TG-CMOS full adder

To the extension of TG-CMOS single bit full adder, 16 bit Ripple Carry Adder had been designed and simulated using 180nm, 90nm and 45nm. From that concluded that TG-CMOS full adder is working efficiently when increase the bits of an adder also.

5. Conclusion

A hybrid TG-CMOS full adder design is proposed. The logic is designed as single bit full adder and implemented with a 16 bit ripple carry adder.

The design and simulation are done through cadence virtuoso tool with 180nm, 90nm and 45nm technologies. The performance parameters such as power consumption, Delay and PDP of the proposed adder are compared with the existing adder designs.

The power consumption and the delay of proposed adder is $2.529\mu\text{W}$, $0.324\mu\text{W}$, 0.244nW and 214ps , $.0713\text{ns}$, 0.0228ns corresponding to 180nm, 90nm and 45nm respectively.

References

1. Tung C.-K., Hung Y.-C., Shieh S.-H., Huang G.-S.: "A low-power high-speed hybrid CMOS full adder for embedded system," In: Proc. IEEE Conf. Design Diagnostics Electron. Circuits Syst., Apr. 2007, vol. 13, pp. 1–4.
2. Goel S., Kumar A., Bayoumi M. A.: "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Dec. 2006, vol. 14, no. 12, pp. 1309–1321.
3. Weste, N. H. E., Harris, D., Banerjee, A.: In *CMOS VLSI Design: A Circuits and Systems Perspective*, 3rd ed. Delhi, India: Pearson Education, 2006.
4. Rabaey, J. M., Chandrakasan, A., Nikolic, B.: In *Digital Integrated Circuits: A Design Perspective*, 2nd ed. Delhi, India: Pearson Education, 2003.
5. Radhakrishnan D.: "Low-voltage low-power CMOS full adder," IEE Proc.-Circuits Devices Syst., Feb. 2001, vol. 148, no. 1, pp. 19–24.
6. Zimmermann R., Fichtner W.: "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, Jul. 1997, vol. 32, no. 7, pp. 1079–1090.
7. Chang C. H., Gu J. M., Zhang M.: "A review of 0.18- μm full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Jun. 2005, vol. 13, no. 6, pp. 686–695.
8. Shams A. M., Darwish T. K., Bayoumi M. A.: "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Feb. 2002, vol. 10, no. 1, pp. 20–29.
9. Aranda M.L., Báez R., Diaz O. G.: "Hybrid adders for high-speed arithmetic circuits: A comparison," In: Proc. 7th IEEE Int. Conf. Elect. Eng. Comput. Sci. Autom. Control (CCE), Tuxtla Gutierrez, NM, USA, Sep. 2010, pp. 546–549.
10. Vesterbacka M.: "A 14-transistor CMOS full adder with full voltage-swing nodes," In: Proc. IEEE Workshop Signal Process. Syst. (SiPS), Taipei, Taiwan, Oct. 1999, pp. 713–722.
11. Wairya S., Singh G., Nagaria R. K., Tiwari S.: "Design analysis of XOR (4T) based low voltage CMOS full adder circuit," In: Proc. IEEE Nirma Univ. Int. Conf. Eng. (NUICONE), Dec. 2011, pp. 1–7.
12. Goel S., Elgamel M., Bayoumi M. A.: "Novel design methodology for high-performance XOR-XNOR circuit design," In: Proc. 16th Symp. Integr. Circuits Syst. Design (SBCCI), Sep. 2003, pp. 71–76.
13. Wang J.-M., Fang S.-C., Feng W.-S.: "New efficient designs for XOR and XNOR functions on the transistor level," IEEE J. Solid-State Circuits, Jul. 1994, vol. 29, no. 7, pp. 780–786.
14. Prashanth P., Swamy P.: "Architecture of adders based on speed area and power dissipation," In: Proc. World Congr. Inf. Commun. Technol. (WICT), Dec. 2011, pp. 240–244.
15. Zavarei M. J., Baghbanmanesh M. R., Kargaran E., Nabovati H., Golmakani A.: "Design of new full adder cell using hybrid-CMOS logic style," In: Proc. 18th IEEE Int. Conf. Electron., Circuits Syst. (ICECS), Dec. 2011, pp. 451–454.
16. Hassoune I., Flandre D., Connor I. O., Legat J.: "ULPFA: A new efficient design of a power-aware full adder," IEEE Trans. Circuits Syst. I, Reg. Papers, Aug. 2010, vol. 57, no. 8, pp. 2066–2074.
17. Navi K., Maeen M., Foroutan V., Timarchi S., and Kavehei O.: "A novel low-power full-adder cell for low voltage," VLSI J. Integr., Sep. 2009, vol. 42, no. 4, pp. 457–467.
18. Aguirre-Hernandez M., Linares-Aranda M.: "CMOS full-adders for energy-efficient arithmetic applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Apr. 2011, vol. 19, no. 4, pp. 718–721.
19. Wyatt, J. L., Jr., in "Signal propagation delay in RC models for inter-connect," in *Circuit Analysis, Simulation and Design, Part II, VLSI Circuit Analysis and Simulation*, vol. 3, A. Ruehli, Ed. Amsterdam, The Netherlands: North Holland, 1987, ch. 11.

20. Alioto M., Di Cataldo G., Palumbo G.: *"Mixed full adder topologies for high-performance low-power arithmetic circuits,"* Microelectron. J., Jan. 2007, vol. 38, no. 1, pp. 130–139.
21. Wu, X., Prosser, F.: *"Design of ternary CMOS circuits based on transmission function theory,"* Int. J. Electron., 1988, vol. 65, no. 5, pp. 891–905.
22. Navi K., Moaiyeri M. H., Mirzaee R.F., Hashemipour O., Nezhad B. M.: *"Two new low-power full adders based on majority-not gates,"* Microelectron. J., Jan. 2009, vol. 40, no. 1, pp. 126–130.
23. Bui H.T., Wang Y., Jiang Y.: *"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates,"* IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., Jan. 2002, vol. 49, no. 1, pp. 25–30.
24. Navi K., et al.: *"A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter,"* Microelectron. J., Oct. 2009, vol. 40, no. 10, pp. 1441–1448.
25. Bhattacharyya P., Kundu B., Ghosh S., Kumar V., Dandapat A., *"Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit,"* IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Oct. 2015, vol. 23, no. 10, pp. 2001–2008.
26. Chowdhury S. R., Banerjee A., Roy A., Saha H.: *"A high speed 8 transistor full adder design using novel 3 transistor XOR gates,"* Int. J. Electron., Circuits Syst., 2008, vol. 2, no. 4, pp. 217–223.
27. Valashani M. A., Mirzakuchaki S., *"A novel fast, low-power and high-performance XOR-XNOR cell,"* in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2016, vol. 1, pp. 694–697.