Journal of Electrical Engineering : Volume 17 / 2017 - Edition : 2

Design and Validation of a SOGI - PLL by Using a PR Controller based on Hardware-In-The-Loop Test-Bed

Authors:
Yada Hareesh Kumar
Dr. M.S.R Murthy
Domain:
power electronics
Abstract:
This paper discusses the improved performance of steady state accuracy in the estimation of frequency, phase of an input signal and amplitude. An approach of using a real time simulation for a second order generalized integrator - phase locked loop (SOGI-PLL) using a Proportional-Resonant (PR) controller as its loop filter with Hardware-In-The-Loop (HIL) testing is discussed. In order to enhance the performance of phase and frequency tracking, PR controller is suggested in this paper. The mathematical model and its analysis of single-phase SOGI-PLL with PR controller is developed along with the real time simulation that is built based on DSPACE platform. The I/O Interface and DSPACE itself meets the operational features of the proposed method. Various tests are performed under abnormal grid conditions like frequency deviations, voltage sag and phase jump by connecting them for a closed loop HIL testing. The HIL system validates the practicability of the propsed system and its functions. The simulation is carried out using MATLAB/Simulink.
Download Article:
 
This article is written in Adobe PDF format ( .pdf file ).To view this article you need to download the file. Please rightclick on the link below and then select "Save target as" to download the file to your harddrive. Download Article
Jee homepage | Jee Archive | Hard Copy | Publishers | Contact