Journal of Electrical Engineering : Volume 19 / 2019 - Edition : 2

LOW POWER VLSI ARCHITECTURE FOR MINING MEDICAL DATA CHIP

Authors:
J Samson Immanuel
Haran A P
Domain:
building electrification
Abstract:
Investigators gape on the scheme of devices with low power as they remain reining the electronics engineering nowadays. Power Dissipation is an serious design parameter in Very Large Scale Integration (VLSI) circuits as it shows an exciting part in the concert approximation of the battery-operated devices predominantly castoff in Health care applications. There are several algorithms and systems aimed at mining data that are existence continually settled and upgraded through investigation communities and industrial establishments worldwide, nonetheless selecting the greatest satisfactory and through the utmost optimum outcomes for the problem at hand remnants a main concern and a critical decision to make. The reduction of the chip size and growth of the chip density and complexity intensify the trouble in designing higher performance low power overwhelming system on a chip. Additional, global power management on a chip is fetching a giant challenge below 100 nm node because of its enlarged design complexity. Low power VLSI architecture is designed for Layered Two Phase message passing (LTPMP) medical chip Health application (MCHA) architecture, micron technologies, dynamic, statics and leakage power consumption is fetching an indispensable design parameter by way of it is dispelling a noteworthy percentage of the whole power consumption. This paper delivers a vision around the numerous strategies, methodologies, and power management techniques to be cast-off the scheme Dat
Download Article:
 
This article is written in Adobe PDF format ( .pdf file ).To view this article you need to download the file. Please rightclick on the link below and then select "Save target as" to download the file to your harddrive. Download Article
Jee homepage | Jee Archive | Hard Copy | Publishers | Contact