Journal of Electrical Engineering : Volume 20 / 2020 - Edition : 5

ENERGY- AND RELIABILITY-AWARE MAPPING FOR NOC-BASED ARCHITECTURES

Authors:
NARESH KUMAR REDDY
Domain:
power electronics
Abstract:
There has been broad research on Task scheduling and mapping on a Multi-Processor System on Chip (MPSoC). In any case, none considers the optimization of communication types, which can fundamentally in uence communication energy and performance. Proposed work targets ongoing ap-plications which are mapped dynamically on NoC based architectures. We address precisely the energy and reliability aware mapping issues for NoC based architectures and propose an e cient technique to solve it. Moreover, the proposed technique takes into consideration new applications to be added to the system with insigni cant inter-processor communication overhead. Ex-perimental results shows that proposed technique gains not only a signi cant reduction in communication energy but also improvement in reliability.
Download Article:
 
This article is written in Adobe PDF format ( .pdf file ).To view this article you need to download the file. Please rightclick on the link below and then select "Save target as" to download the file to your harddrive. Download Article
Jee homepage | Jee Archive | Hard Copy | Publishers | Contact