Journal of Electrical Engineering : Volume 19 / 2019 - Edition : 2

HIGH PERFORMANCE WITH REDUCED AREA 4096 POINT FEEDFORWARD FFT ARCHITECTURE FOR VDSL APPLICATIONS

Authors:
ARUN C
PRAKASAM PERIYASAMY
Domain:
building electrification
Abstract:
In this paper, a new representation for Fast Fourier Transform (FFT) algorithms based on feedforward FFT architecture is proposed. A 4096 point pipelined Feedforward FFT processor is designed to achieve high throughput for Very high-speed Digital Subscriber Line (VDSL) and IEEE 802.16e standard applications. The proposed hardware architecture has been designed based on reducing the number of rotators and their complexity by finding the efficient distribution of FFT rotations. The proposed 2 - parallel, 4 - parallel and 8 - parallel radix-2k Feedforward MDC architecture is compared with previous FFT architectures. From the analysis the proposed 4- parallel architecture savings the area of rotators increased from 17% to 23% and the proposed 8- parallel architecture save around 23% to 29% with respect to the existing architectures.
Download Article:
 
This article is written in Adobe PDF format ( .pdf file ).To view this article you need to download the file. Please rightclick on the link below and then select "Save target as" to download the file to your harddrive. Download Article
Jee homepage | Jee Archive | Hard Copy | Publishers | Contact