A HYBRID MULTILEVEL INVERTER TOPOLOGY FOR PV SYSTEM WITH HIGH STEP UP DC-DC CONVERTER

V S Prasadarao K1, V JoshiManohar2
1Assistant Professor, K L University, Guntur, A.P, India-522502.
2Professor, Guntur Engineering College, Guntur, A.P, India.
1Kvsprasad86@kluniversity.in  2vjoshimanohar@gmail.com

K V Krishna Rao
Assistant Professor, JIGJIGA University, Ethiopia.
lakshmikrishna.99@gmail.com

Abstract: This paper presents a hybrid multilevel inverter for PV systems with high step up dc-dc converter with fewer power electronic components. The output voltage obtained from the PV system is low. To get the required high output voltage a high step up dc-dc converter is used in this paper. The step-up dc-dc converter uses only two switches to enhance the low voltage dc into high voltage. Grid interconnection of PV system requires an efficient inverter with reduced number of power electronic components. The presented hybrid MLI uses twelve switches for generating twenty-one level ac output voltage. For getting the good response, the step-up dc-dc converter is implemented in closed loop configuration. To reduce the total harmonic distortion the presented hybrid MLI is controlled by sinusoidal PWM technique. Finally, the presented concept is verified with the matlab and simulink software and the appropriate results are presented.

Key words: dc-dc converter, multilevel inverter, PV system, PWM technique, Renewable energy sources.

1. Introduction

One of the most useful renewable energy source is solar because of its cleanliness, light and environmentally friendly [1]- [2]. But the output voltage obtained from the PV system is low. To get the high voltage a step-up dc-dc converter is needed. This paper presents a high step up dc-dc converter employing only two switches to step up the low voltage obtained the PV system. Grid interconnected PV system requires an appropriate inverter to satisfy grid requirements. The multilevel inverters are gaining more importance in now a days due to their ability to generate stair case waveform nearer to sine wave with imposing less stress on the switches. They are mainly used in the applications like grid connected renewable energy [3-5] systems, drive systems, and electric vehicles, etc. The conventional MLI topologies such as Diode clamped MLIs [6-10], Flying capacitor MLIs [11-13] and Cascaded H-bridge [14-15] MLIs can do this job with more number of power electronics components which increases the cost, switching losses there by reduces the inverter efficiency. The problem with the diode clamped MLI is it requires more number of diodes as the level increases and with that of flying capacitor MLI is capacitor voltage balancing. Cascaded H-bridge MLIs are very attractive because of its modularity and simple control. To overcome the above problems this paper presents a hybrid multilevel inverter with reduced number of components which generates twenty-one level output voltage at the output which are less compared to conventional MLI topologies. The proposed hybrid MLI is controlled by sinusoidal PWM technique which reduces the THD content. Finally, the PV system, step up dc-dc converter and hybrid MLIs are interfaced with each other.

2. High Step up DC-DC Converter

The following figure 1 shows the circuit diagram of high step up dc-dc converter. This high step up dc-dc converter enhance the low voltage of PV array into two different independent voltages. The output obtained from this dc-dc converter is used to feed the twenty-one level MLI. As seen in figure 1, this dc-dc converter comprises of boost converter and a current fed forward converter. The boost converter comprises of an inductor Ls and a diode D3, which charges the capacitor C2. The current fed converter consists of an inductor Ls, switches S1, S2, a high frequency transformer and the diodes D1 and D2. The dc-dc converter operates in two modes which are explained below.

Mode 1: In this mode, switch S1 is turned on and S2 is turned off, D1, D3 are reverse biased, whereas the diode D2 is forward biased, which is shown in below figure 2. The PV gives the energy to the inductor Ls.

Mode 2: In this mode, switch S2 is turned on and S1 is turned off, D1, D3 are forward biased, whereas the
diode D2 is reverse biased, which is shown in below figure 3. Accordingly, C1 is connected in parallel with C2 through transformer, so energy stored in Ls and the PV array charges the capacitor C2 through D3 and charges the capacitor C1 through transformer and diode D1.

The voltage across the capacitor C2 is expressed as,

\[ V_{C2} = \frac{1}{(1-D)} V_e \]  
(1)

Similarly, the voltage across the capacitor C1 is expressed as,

\[ V_{C1} = \frac{1}{2(1-D)} V_e \]  
(2)

In this dc-dc converter, the energy stored in the inductor Ls is transferred to output capacitor C2 but not fed back to the dc source, the efficiency is improved.

3. Hybrid Multilevel Inverter

The following figure depicts the hybrid multilevel inverter, composed of two different inverters which are connected in series. This hybrid multilevel generates 21 levels across the output.

The following table illustrates the switching states for the presented hybrid multilevel inverter. Four isolated dc sources to generate twenty-one level. The input for this inverter is taken from the PV system. The output voltage contains \( +V_{dc} \), \( +2V_{dc} \), \( +3V_{dc} \), \( +4V_{dc} \), \( +5V_{dc} \), \( +6V_{dc} \), \( +7V_{dc} \), \( +8V_{dc} \), \( +9V_{dc} \), \( +10V_{dc} \) levels in the positive half cycle and \( -V_{dc} \), \( -2V_{dc} \), \( -3V_{dc} \), \( -4V_{dc} \), \( -5V_{dc} \), \( -6V_{dc} \), \( -7V_{dc} \), \( -8V_{dc} \), \( -9V_{dc} \), \( -10V_{dc} \) in the negative half cycle. By turn on the appropriate switches per table I, level of output voltage is obtained.
For example, to get +Vdc level, switches S₁, S₄, SR₂, and S₅ are turn on. The presented hybrid MLI uses less number of switches compared to conventional MLI topologies which is shown in table II.

Table I: switching table for the hybrid multilevel inverter

<table>
<thead>
<tr>
<th>S₁</th>
<th>S₂</th>
<th>S₃</th>
<th>S₄</th>
<th>S₅</th>
<th>S₁1</th>
<th>S₁2</th>
<th>S₂2</th>
<th>S₃2</th>
<th>S₄2</th>
<th>S₅2</th>
<th>Vdc</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>+Vdc</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>2Vdc</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>3Vdc</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>4Vdc</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>5Vdc</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>6Vdc</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>7Vdc</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>8Vdc</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>9Vdc</td>
</tr>
</tbody>
</table>

The following figures illustrates the switching combinations for each level in positive half cycle and the same can be represented for the negative cycle also.

Fig. 5: Operating mode for +Vdc

Fig. 6: Operating mode for +2Vdc

Fig. 7: Operating mode for +3Vdc
Fig. 8: Operating mode for +4Vdc

Fig. 9: Operating mode for +5Vdc

Fig. 10: Operating mode for +6Vdc

Fig. 11: Operating mode for +7Vdc
Fig. 12: Operating mode for +8Vdc

Fig. 13: Operating mode for +9Vdc

Fig. 14: Operating mode for +10Vdc

Fig. 15: Operating mode for Zero level
The following table shows the comparison between proposed MLI topology and Conventional MLI topologies in terms of requirement of power switches, diodes and capacitors.

Table II: Comparison Between Proposed MLI and Traditional MLI topologies

<table>
<thead>
<tr>
<th>Type of MLI</th>
<th>Power Switches</th>
<th>Clamping Diodes</th>
<th>Balancing Capacitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diode Clamped MLI</td>
<td>16</td>
<td>14</td>
<td>0</td>
</tr>
<tr>
<td>Flying Capacitor MLI</td>
<td>16</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>Cascaded H-Bridge MLI</td>
<td>16</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Proposed MLI</td>
<td>12</td>
<td>2</td>
<td>0</td>
</tr>
</tbody>
</table>

From table II, the proposed MLI topology requires less number of power switches, clamping diodes, and capacitors compared to conventional MLIs, which reduces the driver circuits and installation space.

**4. Proposed System**

The following figure shows the proposed overall system. It consists of PV array which is the input for the high step up dc-dc converter and hybrid multilevel inverter whose input is taken from the dc-dc converter. To get the good response, the step-up dc-dc converter is operated in closed loop manner.

In this paper the voltage obtained from the PV system is converted into two independent different voltages using step up dc-dc converter. By proper tuning of the PI controller, required output voltage of step up dc-dc converter is obtained.
The following figure depicts the output voltage of 21 level hybrid MLI without PWM technique. The parameters considered here are as follows: $V_1 = 23\text{V}$, $V_2 = 46\text{V}$, $V_3 = 69\text{V}$, $V_4 = 92\text{V}$, switching frequency $= 3050\text{ Hz}$ and load $R = 100\Omega$.

From the figure 20, the THD content of the presented hybrid MLI without employing PWM technique is 12.98% which is not under the limits of IEEE-519 rule. To reduce the THD content PWM technique is employed. The following figure the shows the output voltage of Hybrid MLI with level shifted Carrier PWM technique with modulation index is maintained at 1.

By changing the value of modulation index (ma), the THD content can be varied which is shown in below table.
Table II: Modulation Index versus THD content

<table>
<thead>
<tr>
<th>Modulation Index ($m_a$)</th>
<th>%THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5.59</td>
</tr>
<tr>
<td>0.9</td>
<td>6.27</td>
</tr>
<tr>
<td>0.8</td>
<td>6.77</td>
</tr>
<tr>
<td>0.7</td>
<td>7.71</td>
</tr>
<tr>
<td>0.6</td>
<td>9.16</td>
</tr>
<tr>
<td>0.5</td>
<td>10.81</td>
</tr>
</tbody>
</table>

6. Conclusion

A hybrid multilevel inverter topology with high step up dc-dc converter employing less number of components for PV system is presented in this paper. Due to less number of components employed in the system, the switching losses and cost is also low. The presented step up dc-dc converter uses only two switches for power conversion and also it acts as a single input multiple output (SIMO) converter which can drive the different loads. Better response from the high step up dc-dc converter can be obtained by proper selection of gains $K_F$ and $K_v$ values. The presented hybrid MLI produces 21 levels in the output voltage with 12 switches only which are very less when compared to the existing multilevel inverter topologies. Low value of THD content of presented hybrid MLI is also obtained with the implementation of carrier based PWM technique.

References