AN INTELLIGENT MULTI-OBJECTIVE EVOLUTIONARY SCHEDULERS TO SCHEDULE REALTIME TASKS FOR MULTICORE ARCHITECTURE BASED AUTOMOTIVE ELECTRONIC CONTROL UNITS

M. Lordwin Cecil Prabhaker¹ and K. Manivannan²

¹ Department of Electronics and Communication Engineering, Anna University – University College of Engineering – Dindigul, Dindigul, Tamilnadu, India – 624 622.
² Department of Computer Science and Engineering, PSNA College of Engineering and Technology, Dindigul, Tamilnadu, India – 624 622.

E-Mail: cecillord@gmail.com

Abstract
In an automotive electronics applications there are approximately 230 electronic control units ECU’s are used to provide intelligent driving assistance. So, there is an effective multiple objective real time task scheduling techniques are required to provide better solution in this domain. This paper describes novel multiobjective evolutionary algorithmic techniques such as Multi-Objective Genetic Algorithm (MOGA), Non-dominated Sorting Genetic Algorithm (NSGA) and Multi-Objective Messy Genetic Algorithm (MOMGA) for scheduling real time tasks to a multicore processor based ECU. These techniques improve the performance upon earlier reported of an ECU’s by considering multiple objectives such as, low power consumption (P), maximizing core utilization (U) and minimizing deadline missrate (δ). This work also analysis the schedulability of realtime tasks by computing the converging value of a series of task parameters such as execution time, release time, workload and arrival time. Finally, we investigated the performance parameters such as power consumption (P), deadline missrate (δ), and core utilization for the given architecture. The evaluation results show that the power consumption is reduced to about 5 - 8%, utilization of the core is increased about 10% to 40% and deadline missrate is comparatively minimized with other scheduling approaches.

Key words: Automotive Electronics, Multicore Architecture, Multiobjective evolutionary Algorithms, Scheduling Realtime Tasks.

1. INTRODUCTION
In recent days, unmanned intelligent driving, safety and telematics are major technological improvement in an automobile industry. These features can be achieved through electronic control units (ECUs). There are approximately 230 ECUs are used in automotive functional domains such as, power train, chassis, body, telematics and safety. The ECUs will generate almost 650 million realtime tasks to provide better intelligent - safety – comfort in automotive applications (Dr. Preeti Bajaj et.al, 2011). The ECUs can be designed through advanced multicore processor, sensors, actuators, automation controllers, and infotainment / telematic devices (Simon Schliecker et.al, 2009). In such ECUs, the scheduling of realtime tasks is a major constraint in which power consumption, deadline missrate, core utilization and temperature are major performance parameters. To achieve, an optimum scheduling results in an automotive functional domains the following objectives has to be considered. 1. Low power consumption, 2. Maximum core (processor) utilization and 3. Minimum deadline missrate. The Multi–Objective Evolutionary Algorithms (MOEAs) address this problem and provides optimum scheduling results (Antonio J et.al, 2009). The multicore architecture based embedded
controller for an automotive appliances consists of multiple processing cores with interconnecting networks. Each core on the controller may act as master or slave and it has adequate processing unit with its local input/output buses. Depending upon the architecture characteristics the cores are classified as homogeneous or heterogeneous. For inter and intra vehicular communication separate slave core are there (Xie Yong et al., 2017). According to the application nature the core may work in various clock speeds. The following are the list of Communication protocol used in ECUs; 1. Standard communication protocol (eg. CAN, LIN, TTP, FlexRay), 2. User communication protocols (eg. RS232, USB) and 3. RF communication (eg. Bluetooth). The shared bus management authority manages the allocation bus for different ECUs. In electric car (M. Krügera et al., 2017) presents a novel procedure which will be used for future design of ECUs. They also compared their findings with the expected distribution of temperature. Based on their results, they have discussed how to incorporate the existing ECUs prototype into electric cars. (Aurelian et al., 2012) considers a set of homogeneous cores and also addresses the numerous entry of sequencing software module problem. To overcome this problem they have provided two solutions such as partitioning by using low complexity heuristic techniques and executing runnable tasks on each core by building the sequencer of tasks. A real time energy management approach was proposed by (Bindhu et al., 2017). They have proposed a high power convertor to high voltage and continuous conduction. (K. MERINI et al 2016) proposed an optimal location finding algorithms for SATCOM. They are Particle Swarm Optimization (PSO) and Harmony Search (HS).

This work organized as follows: chapter 2 presents the system model, which describes the automotive input realtime task model, power model and electronic control unit based on multicore architecture. The chapter 3 discusses the three types of multiobjective evolutionary algorithm which is used to schedule the realtime task. The evaluation results are discussed in chapter 4. The Chapter 5 discussed about conclusion and future scope.

2. SYSTEM MODEL

![Figure 1. Electronic System Model used in automotive applications](image-url)
The (Figure 1) shows the overall electronic system model used in automotive appliances. The EUCs are designed based on multicore architecture (ALU operations and Program execution), CAN controllers (to pass message between ECUs), internal memory and input/output devices (designed with sensors and actuators) [8, 9, 11]. The (Figure 2) shows the multicore architecture based ECU in which real time periodic tasks $\tau_1, \tau_2, \tau_3, \ldots, \tau_k$ are given as the input to the system. The tasks are arriving with an arrival rate ($\lambda = 0.0$ to $1.0$) to the performance aware scheduler.

The performance aware scheduler will optimizes the performance of the system by considering power consumption, core utilization and deadline missed tasks. The Earliest deadline first (EDF) algorithm performs the initial schedule, in which tasks having earliest deadline are scheduled first. Then any one of the proposed optimization algorithm will be implemented to allocate the task to the core. The Dynamic voltage Frequency scaling algorithm determines the core voltage ($V_{\text{core}}$) and frequency ($f_{\text{new}}$). The communication between the core is established by interconnect network model. After execution of the task on core the core performs any one of the following operation:

1. Sends the output to the storage device
2. Sends the output to an optimization algorithm for further performance improvement
3. The task will exit to do input – output operation.

![Figure 2. Multicore Architecture based Electronic Control Unit.](image)

### 2.1 Automotive realtime task and power model

Several typical tasks are carried out by gateway ECU. At first the collection of data received from the buses. Here, the data’s are detected using sensors and it is sent by using end node ECU. Second, it inspects the status of each end ECU on the bus and makes the desired reaction based on the dynamic changes. Third, it exchanges the data between two bus systems or more than two systems which is connected to the gateway ECU and also it performs message exchange. At fourth, it sends messages to the end ECU based on the behaviour of in-car components if necessary.

The important automobile functional domain is power train, which controls engine, transmission and gear system. The primary task of engine control is to observe the amount of fuel and exact injection moment. These tasks are depends on drivers pedal, temperature and
engine load. The crank shaft and valve position are checked by using various sensors and actuator. To achieve maximum goal in engine control there are up to 100 executing tasks needed to be operate in closed synchronization. Thus, efficient smooth running engine is possible with minimum output of pollution.

To provide optimum solution in chassis, Antilock Braking System (ABS), Electronic Stability Program (ESP), Automatic Stability Control (ASC), and Adaptive Cruise Control (ACC) are composed with the following electronic system namely, 1. Sensor (detects that the wheel will lock), 2. Actuator (release and repeat the pressure on the discs) and 3. Controller (requires an ECU) [2, 5, 6, 7]. To provide body comfort the components such as, 1. air conditioning, 2. climate control devices, 3. dashboard, 4. wipers, 5. cruise control and 6. park distance control are used. The telematics/wireless technology is provided by using the following components. 1. Multimedia, 2. infotainment, 3. GPS and in-vehicle navigation systems, 4. CD/DVD players and 5. rear-seat entertainment. The below table provides the properties of different ECUs used in an automotive electronic system. The table 1 shows the detailed properties of automotive functional domains.

Table 1. Properties of automotive functional domains.

<table>
<thead>
<tr>
<th></th>
<th>Powertrain</th>
<th>Chassis</th>
<th>Body</th>
<th>Telematics</th>
<th>Passive safety</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program size</td>
<td>2 Mbytes</td>
<td>4.5 Mbytes</td>
<td>2.5 Mbytes</td>
<td>100 Mbytes</td>
<td>1.5 Mbytes</td>
</tr>
<tr>
<td>Number of ECUs</td>
<td>3 to 6</td>
<td>6 to 10</td>
<td>14 to 30</td>
<td>4 to 12</td>
<td>11 to 12</td>
</tr>
<tr>
<td>Number of messages</td>
<td>36</td>
<td>180</td>
<td>300</td>
<td>660</td>
<td>20</td>
</tr>
<tr>
<td>Bus topology</td>
<td>Bus</td>
<td>Bus</td>
<td>Bus</td>
<td>Ring</td>
<td>star</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>500 Kbps</td>
<td>500 Kbps</td>
<td>100 Kbps</td>
<td>22 Mbps</td>
<td>10 Mbps</td>
</tr>
<tr>
<td>Time Cycle</td>
<td>10 ms to 10 s</td>
<td>10 ms to 10 s</td>
<td>50 ms to 2 s</td>
<td>20 ms to 5 s</td>
<td>~50 ms</td>
</tr>
<tr>
<td>Safety requirements</td>
<td>High</td>
<td>High</td>
<td>Low</td>
<td>Low</td>
<td>Very high</td>
</tr>
</tbody>
</table>

In periodic real time task the events occur at a constant rate and it depends on execution time, release time and deadline. All periodic tasks \(\{\tau_i; i = 1, \ldots, n\}\) have hard deadlines and their schedulability must be guaranteed. Each input task has the following properties,

\[
\tau_i = \{R_i, e_i, d_i\}
\]  

(1)

Where,

\(R_i\) → Release time, which can be derived from the Poisson distribution with an arrival rate \(\lambda\).
\(e_i\) → Worst case execution time is randomly chosen [16].

The workload of each task is defined as,

\[
WL_i = \frac{e_i}{d_i - R_i}
\]  

(2)

The value of \(WL_i\) is generated by the Gaussian distribution. The task workload is randomly generated with the range \((0, 1)\) with a mean of \(\rho\) and a standard deviation of \(\rho \times 0.1\) using Gaussian distribution [5, 6, 7, 8].

Power consumption in Multicore architecture has two components such as leakage and dynamic power consumption [1, 4, 9, 15]. Leakage power essentially consists of the power used when the transistor is not in the process of
switching and it is essentially determined by the formula,

\[ P_{\text{Leakage}} = I_{\text{Leakage}} V_{\text{DD}} \] (3)

The dynamic power consumption is occurring due to the non-ideal characteristics of PMOS and NMOS networks. It is composed of load capacitances charging and discharging and short circuit current while both networks are partially ON.

It is formulated as,

\[ E_{\text{Task}} = \sum_{k \in E} \sum_{Core \in Core} \sum_{i=1}^{M} \sum_{l=1}^{D_{i}} \sum_{s_{l}=R_{l}} \sum_{l_{s_{l}}=S_{l}} \alpha C V_{l}^{2} \] (4)

\[ \times \text{freq}_{j} \times [(f_{l} - S_{j}) \times X_{K_{i},\text{core}_{j},\nu_{s_{l}},s_{l},f_{l}}] \]

The time interval \([S_{l}, f_{l}]\) can be estimated by,

\[ (f_{l} - S_{l}) = s \times e_{l} \] (5)

Where, \(e_{l}\) is the worst case execution time of task \(\tau_{l}\), and \(s\) is the ratio of the extended execution time when performing dynamic voltage scaling. \(X_{K_{i},\text{core}_{j},\nu_{s_{l}},s_{l},f_{l}}\) is a variable and is equal to 1, if the task \(\tau_{l}\) is scheduled to core \(\text{core}_{j}\) between starting time \(S_{l}\) and finishing time \(f_{l}\). Otherwise, this variable is equal to 0.

Transaction power consumption is also to be considered in Multicore processor. It is defined as,

\[ G_{\text{Tran}} = \sum_{l_{j}} (1 - \beta \cdot C) \left| v_{l}^{2} - v_{j}^{2} \right| \] (6)

So, the total power consumption is,

\[ P_{\text{Total}} = P_{\text{Leakage}} + E_{\text{Task}} + G_{\text{Tran}} \] (7)

2.2 Multicore architecture

This architecture has more than two cores and each core has identical performance. In this architecture network, flexible, series and parallel IO can be used. Each core consists of process engines (PE), data memory, floating point multiple access (FPMAC) and router. Interconnecting bus (NIC) is used to share the resources between cores [15, 16, 17, 18] (Fig 2). The process engine consists of a single cycle Instruction Memory (IMEM) and data memory (DMEM). The capacity of total memory was enough to implement blocked the execution of selected kernels. To achieve high performance in realtime applications a highly efficient multiply and accumulate (MAC) unit is always required. For example a Floating point number can be given by the equation (8),

\[ z = (-1)^{a} \times 2^{(\text{exp} - \text{bias})} \times (1 \times M) \] (8)

A \(n \times n\) 2D mesh Multicore architecture contains \(n^2\) routers. Each router has an address \([x, y]\), where \(x\) and \(y\) belongs to \(\{0, 1, 2, \ldots, n - 1\}\) \(n \times n\) mesh.

3. MULTIOBJECTIVE EVOLUTIONARY ALGORITHM

Exact and approximation techniques will provide better optimization results. For a particular groups, choosing the best solutions for multiobjective optimization problems are preferred by the subjective information preference, which can be provided by the Decision Maker (DM) [5,10]. This decision maker is mathematically equivalent to Pareto optimal solutions. The multiobjective optimization problem can be solved by the following two main approaches, they are:

i) Multi- Criteria Decision Making approach (MCDM)

ii) Evolutionary Multiobjective optimization approach (EMO).

The preference of choosing Multi-Objective Evolutionary Algorithms (MOEAs) is addressed by considerable researchers in recent years. The following equation mathematically defines the multiobjective optimization problem (MOP):
The 'n' decision making variables forms a vector \((X \in R^n)\) and it is chosen for the optimization problem. The vector function \(f: R^n \rightarrow R^k\) - decision variable space and \(R^k\) objective function space. And the vector function \(f\) is composed by  

\[
\text{subject to } x \in \chi
\]

The feasible set(\(\chi\)) is implicitly found by equality and inequality constraints. The image of \(\chi\) under the function \(f\) is a subset of the objective function space denoted by \(Z = f(\chi)\) and referred to as the feasible set in the objective function space.

The following objectives are addressed to achieve better performance in Multicore processor,

i. Minimize the power consumption \(\min (\text{Power})\)
ii. Minimum voltage transaction delay, \(\min (\text{Tran}\_\text{time})\)
iii. Maximum utilization of core, \(\max (U_{\text{core}})\)
iv. Shut off unused cores
v. Parallel task scheduler. \(\min (\text{Task}\_\text{Sched}\_\text{Time})\)

3.1 Multi-Objective Genetic Algorithm (MOGA)

The Multi-Objective Genetic Algorithm (MOGA) solves \(f_k(x)\) objective function by evolving ‘g’ generations for N-members. The procedure of MOGA is represented in algorithm1 in which the population \(P\) was initialized based on EDF approach. In this algorithm, the geno functions were computed in a normal procedure but the rank is assigned based on the pareto dominance. The individual rank is assigned by the following rule:

\[
\text{rank}(x_i, t) = 1 + p(t), \text{ where } p(t) \text{ is the dominance in the current population} \ [12, 20].
\]

Algorithm1: Multi-Objective Genetic Algorithm

Procedure:- MOGA(N, g, \(f_k(x)\)) : N-

3.2 Non-dominated Sorting Genetic Algorithm (NSGA)

The NSGA algorithm is used to solve the \(f_k(x)\) objective functions in which the population’s rank is compute on the basis of non-dominance. Then, the non-dominated individuals are grouped into one category with the following characteristics; 1. Dummy fitness value, 2. Which one is propionate to the population size, and 3.to provides an equal reproductive potential for such individual. These groups are shared with the dummy fitness value to maintain the population diversity. After sharing, the current group will be terminated and a new group of non-dominated individuals considered. To perform this technique a stochastic remainder proportionate selection is adopted. The first front individual will get more copies than the remaining set of population, because it is having maximum fitness value. So that, a better search of pareto-front is allowable for the known regions and also the population is converged towards such region. As a result, one might think that this MOEA converges rather quickly; however, a computational bottleneck occurs with the fitness sharing mechanism [13,21].

Algorithm 2: Non-dominated Sorting Genetic Algorithm

Procedure:- NSGA-I(N, g, \(f_k(x)\))

Initialize Population (P)
Rank Assignment - Pareto Dominance
Assign Fitness (Linearly Scaled)
Share Fitness

for i=1 to g do
Selection : Stochastic Universal Sample Technique
Single Point Crossover
Mutation
Evaluate: Total utilization of Core value \((U_{\text{core}} < t)\)
Assign: Rank (Pareto Dominance), Fitness, Shared Fitness
end for

end procedure
Generate random population - size (N)
Assign Rank : dominance - sort
Generate : Child Population
Selection : Binary Tournament
Recombination and Mutation
for i = 1 to g do
for Population : Parent and Child do
Assign Rank : Pareto - sort
Generate : non-dominated vectors
end for
Select points: lower pareto-front
Create next generation
Binary Tournament Selection
Recombination and Mutation
end for
end procedure

3.3 Multiobjective Messy Genetic Algorithm (MOMGA)

MOMGA consists of three phases: (1) Initialization Phase, (2) Primordial Phase, and (3) Juxtapositional Phase. In the first phase, a partially enumerative initialization process is specified to produce MOMGA blocks. And also the population of each members fitness value is evaluated with respect to ‘k’ templates. In the second phase, the population size will be reduced by performing tournament selection technique. In the last phase, the cut and splice recombination operator is used to build up the population for the MOMGA approach [20].

Algorithm 3: Multiobjective Messy Genetic Algorithm

procedure MOMGA(N, g, f_k(x))
for i = 1 to epoch do
  Initialization:
  Partially Enumerative Initialization
  Evaluate (based on templates)

  Primordial Phase:
  for i = 1 to Max Primordial Generations do
    Tournament Thresholding Selection
    if generations accomplished then
      Reduce Population Size
    end if
  end for

  Juxtapositional Phase:
  for i = 1 to Max Juxtapositional Generations do
    Cut-and-Slice
    Evaluate fitness (templates)
    Tournament Thresholding Selection and Fitness Sharing
    \( P_{known}(t) = P_{current}(t) \cup P_{known}(t-1) \)
  end for

  Update k templates - Using best known value in each objective
end for
end procedure

4.EVALUATION

For evaluation 1000 random tasks are generated based on equation 1 and 2 with different arrival rate ranges from 0.1 – 0.9 \( \lambda \). To obtain an average result the simulation runs about 100,000 times and tasks which cannot be scheduled are skipped. The following Intel ATOM -C- processor voltage, frequency and power consumption is considered to investigate the parameters of Multicore architecture [19, 20, 21] (Table 2).

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Dynamic Level’s</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Frequency ( f_k ) in MHz</td>
<td>150</td>
</tr>
<tr>
<td>Voltage (V)</td>
<td>0.75</td>
</tr>
<tr>
<td>Power Consumption ( P_k ) in mW</td>
<td>80</td>
</tr>
</tbody>
</table>
Here, we have shown the execution time of forty sample tasks and the scheduling results were computed based on the formulas and algorithms discussed in chapter 2 and chapter 3 are depicted in (Table 3.a, Table 3.b and Table 3.c).

Table 3. Scheduling Result of different scheduling algorithms

<table>
<thead>
<tr>
<th>ECU - Core (Avg. Power Consumed)</th>
<th>Tasks [τ(1) - τ(40)]</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1 (0.872)</td>
<td>34 23 17 15 9 8 36 34 33 7</td>
</tr>
<tr>
<td>C2(0.957)</td>
<td>27 18 16 22 10 25 38 30 4 31</td>
</tr>
<tr>
<td>C3(0.821)</td>
<td>36 19 6 14 2 13 37 29 32 3</td>
</tr>
<tr>
<td>C4(0.712)</td>
<td>12 20 11 1 21 28 35 39 40 5</td>
</tr>
</tbody>
</table>

(a)

<table>
<thead>
<tr>
<th>ECU - Core (Avg. Power Consumed)</th>
<th>Tasks [τ(1) - τ(40)]</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1 (0.6772)</td>
<td>10 27 16 8 35 22 19 38 36 4</td>
</tr>
<tr>
<td>C2(0.833)</td>
<td>14 6 1 30 15 40 18 32 21 13</td>
</tr>
<tr>
<td>C3(0.9211)</td>
<td>5 23 11 34 37 9 2 24 39 33</td>
</tr>
<tr>
<td>C4(0.8112)</td>
<td>20 7 25 17 3 31 26 19 12 28</td>
</tr>
</tbody>
</table>

(b)

<table>
<thead>
<tr>
<th>ECU - Core (Avg. Power Consumed)</th>
<th>Tasks [τ(1) - τ(40)]</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1 (0.9172)</td>
<td>18 8 11 3 31 17 36 28 13 20</td>
</tr>
<tr>
<td>C2(0.8257)</td>
<td>4 2 23 15 35 6 21 39 34 40</td>
</tr>
<tr>
<td>C3(0.6621)</td>
<td>24 16 26 33 22 37 12 1 38 29</td>
</tr>
<tr>
<td>C4(0.6933)</td>
<td>9 30 5 32 10 27 19 14 25 7</td>
</tr>
</tbody>
</table>

(c)
4.1 Power Consumption

The power consumption (P) is computed for different arrival rate (λ) is computed by using equation 6 is shown in (Fig 3) for 1000 random task configurations. The power consumption of EDF algorithm is taken as reference value and we consider maximum power consumption. When the arrival rate (λ) is less than 0.5 the MOGA and NSGA algorithms consumes almost the same power. For large arrival rate (λ > 0.6) the Non-dominated Sorting Genetic algorithms (NSGA) consumes more power. With the help of MOMGA we have reduced the voltage transaction power, but for higher arrival rate (λ > 0.8) the execution power is large. When λ = 0.6 the power consumed by MOMGA is minimized by 20% as the tasks are executed on all available cores.

![Figure 3. Power consumption for different scheduling techniques by considering voltage transaction power (G) and task execution power (E). Statistics collected for 1000 random configurations](image)

4.2 Deadline Missrate (δ)

![Different Scheduling Techniques](image)
The deadline missrate is also an important performance parameter used to find how the scheduler serves the tasks to the core within deadline. It can be computed by finding the ratio between the number of tasks that misses deadline to the input task given to the system. The deadline missrate for different scheduling scheme is depicted in (Fig 4).

\[ \delta = \frac{\sum t_{\text{deadline\_miss}}}{\sum t_i} \]  \hspace{1cm} (10)

### 4.3 Core Utilization

Utilization of core is a proportion \( u_i \) of the total number of cycles of a core will be dedicated to executing \( \tau_n \) is formulated by,

\[ u_i = \frac{w_n}{p_n} \]  \hspace{1cm} (11)

Then, Total Utilization of task is,

\[ U = \sum_{\tau_n \in \tau} u_i \]  \hspace{1cm} (12)

In multicore architecture more utilization provides significant improvement in performance. The task is schedulable when the utilization (U) should be less than one. The maximum utilization can be achieved through a dynamic task repartitioning mechanism. EDF approach assigns the task to the cores in static fashion and the proposed MOEA approaches assign it dynamically. If maximum utilization achieved the leakage power consumption can be minimized by implementing shut off techniques. The (Fig 5) shows the utilization different scheduling algorithm with arrival rate \( \lambda = 0.4 \) and \( \lambda = 0.8 \) and also we can identify that EDF approach utilized 40% - 50% of core but MOEA approaches utilize 60% -95% of core.

### 5. CONCLUSION AND FUTURE SCOPE

The performance of a ECU is an important factor for automotive electronic appliances. This can be achieved significantly by maximizing the utilization, minimizing deadline missrate and optimizing power consumption. In this work, we have proposed three task scheduling approaches to optimize the performance at runtime. They are, Multiobjective...
Genetic Algorithm (MOGA), Non-dominated Sorting Genetic Algorithm (NSGA) and Multiobjective Messy Genetic Algorithm (MOMGA). The proposed approach assigns the tasks at runtime, so that the utilization of core increased when compared to EDF approach is from 10% to 40%. The power consumption is reduced to about 5% -8% and deadline missrate is comparatively minimized with the earlier studies. In future further, we can optimize the performance by introducing multi objective parallel task scheduling mechanism.

REFERENCES


