Single-Phase SOGI-PLL Based Reference Current Extraction for Three-Phase Four-Wire DSTATCOM

Hareesh Kumar Yada
Research Scholar, Department of Electrical Engineering, JNTU, Hyderabad, Telangana, INDIA.
hari_yada60@yahoo.co.in

Dr. M. S. R. Murthy
Professor, Department of Electrical Engineering, ATRI, Hyderabad, Telangana, INDIA.
drmsmurthy@gmail.com

Abstract—This paper describes a novel control algorithm based on single-phase SOGI (Second Order Generalized Integrator) PLL (Phase Locked Loop) for a three-phase four-wire DSTATCOM (Distribution Static Compensator). The proposed DSTATCOM performs various functions such as load balancing, harmonic mitigation, reactive power compensation and neutral current compensation under distorted load conditions. This control algorithm extracts the fundamental component of the load currents for estimating the reference currents based on three single-phase SOGI-PLLs. The main objective of the controller is to reduce the overall complexity and computational burden. SOGI-PLL is enhancing the capability of reference current tracking for compensation under the step changes in load currents. During the design procedure, the effects of load unbalancing and sudden increase/decrease in loads are also taken into account and performance is found satisfactory. The effectiveness of the design is simulated and shown using MATLAB/Simulink.

Index Terms—Second Order Generalized Integrator, Phase-Locked Loop, DSTATCOM, Load balancing, Power Quality (PQ).

I. INTRODUCTION

Efficient phase tracking capability for utility grid voltage is the important factor in converters for custom power applications. The reference component generated from the phase-locked loop decides the performance of the converters for compensating power quality problems such as load unbalance, harmonic mitigation, high neutral current and reactive power compensation. The PLL should respond effectively in distorted load conditions by detecting the phase angle and amplitude at a faster rate. In recent days, non-linear loads are increased extensively at the utility end and causing power quality problems at the PCC in the supply system [1].

These nonlinear loads include diode bridge rectifiers, variable speed drives, thyristor converters and variable power supplies [3]. Harmonics play a major role in the power quality problems at the consumer end and shunt active power filter is the crucial tool in mitigating harmonics and also other PQ issues [2] [4]. Various researchers have discussed numerous control techniques for estimation of reference components to mitigate PQ problems using a three-phase four-wire DSTATCOM. The neutral current should not be more than 20% of the full load current [5]-[6]. Several PLL techniques have been introduced for detecting the amplitude and phase angle for grid-connected systems. A three phase Synchronous Reference Frame PLL gives satisfactory performance under ideal conditions but poor performance under distortion [7]. The DFT (Digital Fourier Transform) and RDFT (Recursive Digital Fourier Transform) are frequency domain approaches that suffer from high computational burden but widely used owing to accuracy [8]-[10]. Josep M. Guerrero and Saeed Golestan have been deeply analyzed the structures of two different PLLs namely SOGI and Park PLL [11]. The LPN-PLL and Pre-filtered SRF PLL was excellent under steady-state and
transient conditions in comparison with SRF-PLL [12]-
[13]. Several control algorithms has been developed for
the satisfactory operation of DSTATCOM [14]-[16].

In this paper, a novel control algorithm using SOGI-
PLL has been introduced for extracting the reference
components under distorted load conditions. The pro-
posed algorithm maintains balanced sinusoidal currents with stiff
DC bus voltage at DSTATCOM. This control algorithm is
used to reduce harmonics and reactive power
compensation under unbalanced non-linear loads. The control
structure has advantages, a) Amplitude and Phase
detection according to the change in requirements. b)
Speed and Accuracy c) fundamental component extract-
der under adverse load conditions. Finally, an effective
implementation of the algorithm to reduce the overall
computational burden, low bulkiness and low complexity
in design and variable compensation for three-phase four-
wire DSTATCOM is presented. This approach is based on
single-phase SOGI-PLL to extract three phase reference
components. In this technique, Power quality
improvement with neutral current compensation is also
done using a four leg VSC and the effectiveness of the
system is shown through simulation results. Simulations
are carried out using MATLAB/Simulink, simpower
systems block set.

II. PROPOSED SYSTEM CONFIGURATION

Fig. 1 shows a line diagram of the proposed system with
control diagram for a four leg VSC (Voltage Source
Converter) feeding nonlinear loads. The DSTATCOM is
connected in parallel to the source and load at the Point
of Common Coupling (PCC) through interfacing inductor \(L_c\)
to reduce the ripple currents in the controller current. The
VSI based DSTATCOM is capable of suppressing the
harmonics in the source currents, power factor correction
and load balancing. A small capacity rated R-C filter is
connected in parallel with the source to eliminate the high
switching ripple content of the VSC. DSTATCOM is
connected to the a.c mains through source impedance (\(R_s, L_s\)) and Loads. The load under consideration is a
combination of linear and non-linear type. A ripple filter
\((R_f, C_f)\) is also connected in parallel to the load and source
to reduce the high frequency noise at the PCC. The
controller currents \((I_{ca}, I_{cb}, I_{cc})\) are injected into PCC to
compensate harmonics and reactive power in the load. The
load current is sensed and made as input to the SOGI PLL
to extract the accurate phase and amplitude. The SOGI
PLL is chosen because of its low computational burden
and desired performance under distorted conditions.

III. CONTROL ALGORITHM

The control algorithm consists of four modules: SOGI-
PLL, Active & Reactive Component Extraction, Reference
Current Generation and Current Controller.

A. SOGI-PLL

The basic block diagram of the PLL is shown in
Fig.2. The basic PLL consists of three building blocks as
shown in Fig.2. 1) Phase Detector that generates a signal
which is the difference in phase between the input and
feedback signal and then it is passed through the loop filter
(LF). 2) LF is used to control the Voltage Controlled
Oscillator (VCO). 3) VCO generates the frequency signal
from its nominal frequency.

The proposed method of designing a SOGI PLL is
shown in Fig. 3. In fig (3b), the outputs \(\alpha L_I\) and \(\beta L_I\)
generates two sine waves with a phase shift of 90\(^\circ\). The
component \(\alpha L_I\) and \(I_L\) has the same magnitude and phase.
The SOGI structure is defined as [11].

\[
GI = \frac{w}{s^2 + w^2} \tag{1}
\]

Where \(w\)- Resonance Frequency of the SOGI

\[
H_s = \frac{I_{ca}}{I_c} \tag{2}
\]

\[
H_s = \frac{I_{cb}}{I_c} \tag{3}
\]

The \(k\) shown in figure 3 affects the bandwidth of the
closed-loop system. When the grid frequency has
fluctuations, problems may occur as the structure is
frequency dependent. Hence, the \(w\) value of the SOGI is
tuned according to the frequency provided by the PLL
structure.
Using the proposed method, the input $I_a$ if filtered leading to two waveforms ($I_{a_d}$ and $I_{a_q}$) because of the resonant frequency. The gain $k$ decides the level of filtering and the filter band pass becomes narrower and dynamic response will become slower with the decrease in $k$. Park transformation is used to convert $a$ to $dq$.

$$T = \begin{bmatrix} \cos \hat{\theta} & \sin \hat{\theta} \\ -\sin \hat{\theta} & \cos \hat{\theta} \end{bmatrix}$$

To attenuate the high frequency noises, the transformation output $I_{a_d}$ is passed through a Proportional – Integral (PI) controller. The fundamental frequency ($W_f$) is added to the PI control signal and then it is integrated to generate the estimated phase angle $\hat{\theta}$. In order to get a balanced set of in-quadrature outputs with exact amplitudes, the SOGI frequency must be equal to the input fundamental frequency.

B. Estimation of Unit Voltage Templates

The basic equations for estimation of the different control signals are shown below. The three phase source voltages may be unbalanced or consists of harmonics and those are processed through filters to eliminate the noise and harmonics. The individual phases are estimated through squaring them and then processed through filters as follows [16].

$$V'_{a_d} = \sqrt{\frac{2}{3} \frac{V_{a_d}^2}{2}}$$

$$V'_{a_b} = \sqrt{\frac{2}{3} \frac{V_{a_b}^2}{2}}$$

$$V'_{a_c} = \sqrt{\frac{2}{3} \frac{V_{a_c}^2}{2}}$$

Where, ($V_{a_d}$, $V_{a_b}$, and $V_{a_c}$) are the phase voltages and $V_{a_1}$, $V_{a_2}$, $V_{a_3}$ are the constant value amplitudes.

The In-phase unit templates of PCC voltages are estimated as:

$$u_a = \frac{v_a}{V_{a_d}}; \quad u_b = \frac{v_b}{V_{a_b}}; \quad u_c = \frac{v_c}{V_{a_c}}$$

Quadrature unit templates of PCC voltages are estimated as:

$$w_a = \frac{-u_b + u_c}{\sqrt{3}}; \quad w_b = \frac{(3u_a + u_b - u_c)}{2\sqrt{3}}; \quad w_c = \frac{-3u_a + u_b - u_c}{2\sqrt{3}}$$

The amplitude of the PCC voltage is estimated as:

$$v'_t = \sqrt{\frac{2}{3} (v_{a_d}^2 + v_{a_b}^2 + v_{a_c}^2)}$$

This amplitude ($v'_t$) is supplied to the low pass filter to reduce the ripples and to attain the amplitude of the fundamental positive-sequence voltages for controlling the PCC voltages. These unit vector templates are now used to extract the active and reactive components of currents.

C. Active and Reactive Component Extraction

Fig.4 shows the block diagram of the active and reactive component extraction based on SOGI PLL scheme. In this algorithm, load currents ($I_{1_d}$, $I_{1_b}$, $I_{1_c}$), unit vector ($u_a$, $u_b$, $u_c$)
and quadrature vector templates \((w_a, w_b, w_c)\) are required for extraction of in-phase \((I_{ph})\) and quadrature currents \((I_{qh})\).

The in-phase component and quadrature component for each phases a,b,c are calculated as follows:

\[
i_{ph} = i_{pa}w_a + i_{pb}w_b + i_{pc}w_c \tag{11}
\]

\[
i_{qh} = i_{qa}w_a + i_{qb}w_b + i_{qc}w_c \tag{12}
\]

\[
i_{ph} = i_{pa}w_a + i_{pb}w_b + i_{pc}w_c \tag{13}
\]

\[
i_{qh} = i_{qa}w_a + i_{qb}w_b + i_{qc}w_c \tag{14}
\]

\[
i_qc = i_{qa}w_a + i_{qb}w_b + i_{qc}w_c \tag{15}
\]

\[
i_{qc} = i_{qa}w_a + i_{qb}w_b + i_{qc}w_c \tag{16}
\]

The average amplitude of active and reactive components of the three phase load currents are estimated for load balancing and to be used in the extraction of three phase source currents as:

\[
i_{ph} = \frac{i_{pa} + i_{pb} + i_{pc}}{3} \tag{17}
\]

\[
i_{qh} = \frac{i_{qa} + i_{qb} + i_{qc}}{3} \tag{18}
\]

D. Reference Current Generation

Fig.5 shows the block diagram of the reference current generation. This block requires DC link voltage \((V_{dc})\), load Voltages \((V_{abc})\), active, reactive component of currents \((I_{abc}, I_{pq})\) and unit vector templates to generate the reference source currents.

The voltage across the DC capacitor \(V_{dc}\) is sensed and compared with the reference DC bus voltage \(V'_{dc}\) and this error at the \(n^{th}\) sampling instant is expressed as:

\[
V_{dc}(n) = V'_{dc}(n) - V_{dc}(n) \tag{19}
\]

This voltage error is fed to PI controller to maintain the DC voltage of the DSTATCOM. At \(n^{th}\) sampling instant, the output of the PI controller is as:

\[
I_{cd}(n) = I_{cd}(n-1) + K_p \left( V_{dc}(n) - V_{dc}(n-1) \right) + K_i V_{dc}(n) \tag{20}
\]

Where, \(K_p\) and \(K_i\) are the proportional and integral gain constants of the PI controller. \(V_{dc}(n)\) and \(V_{dc}(n-1)\) are the voltage errors of the DC bus in \(n^{th}\) and \(n-1^{th}\) instant and \(I_{cd}(n)\) and \(I_{cd}(n-1)\) are the amplitude of active power component of the fundamental reference current at \(n^{th}\) and \((n-1)^{th}\) instant.

\[
i_{ap} = u_a \left( I_{ph} + I_{pa} \right) \tag{21}
\]

\[
i_{aq} = u_a \left( I_{qh} + I_{qa} \right) \tag{22}
\]

\[
i_{ap} = u_a \left( I_{ph} + I_{pa} \right) \tag{23}
\]

The output of the PI controller \((I_{cd})\) is summed to the amplitude of active component \((I_{ph})\) and the resultant is multiplied with the unit vector of the three phases \((u_a, u_b, u_c)\) to generate the amplitude of fundamental active component of current \(I_{sup}\), \(I_{bhp}\) and \(I_{cqp}\) respectively as shown in fig.5.

The voltage across the load is used to generate the amplitude of the load voltage \((V_{lm})\) as in (10) and compared with the reference load voltage \(V'_{lm}\) and this error at the \(n^{th}\) sampling instant is expressed as:

\[
V_{lm}(r) = V'_{lm}(r) - V_{lm}(r) \tag{24}
\]

This voltage error is fed to PI controller to regulate the AC voltage to its reference value. At \(n^{th}\) sampling instant, the output of the PI controller is as:

\[
I_{ip}(r) = I_{ip}(r-1) + k_p \left[ V_{lm}(r) - V_{lm}(r-1) \right] + k_i V_{lm}(r) \tag{25}
\]

Where, \(K_p\) and \(K_i\) are the proportional and integral gain constants of the PI controller. \(V_{lm}(r)\) and \(V_{lm}(r-1)\) are the voltage errors of the AC bus in \(r^{th}\) and \(r-1^{th}\) instant and \(I_{ip}(r)\) and \(I_{ip}(r-1)\) are the amplitude of reactive power component of the fundamental reference current at \(r^{th}\) and \((r-1)^{th}\) instant. The output of the PI controller \((I_{ip})\) is summed to the amplitude of reactive component \((I_{qh})\) and the resultant is multiplied with the unit quadrature vector of the three phases \((w_a, w_b, w_c)\) to generate the amplitude of fundamental reactive component of current \(I_{sqc}\), \(I_{bqc}\) and \(I_{cqc}\) respectively as shown in fig.5.

\[
i_{pq} = w_a \left( I_{qh} + I_{pq} \right) \tag{26}
\]

\[
i_{pq} = w_a \left( I_{qh} + I_{pq} \right) \tag{27}
\]

\[
i_{pq} = w_a \left( I_{qh} + I_{pq} \right) \tag{28}
\]

Finally, the active and reactive component of currents are summed to generate reference supply currents \(I_{sa}^*, I_{sb}^*, I_{sc}^*\) respectively.

\[
i_{sa}^* = I_{sup} + i_{saq} \tag{29}
\]

\[
i_{sb}^* = I_{bhp} + i_{sbq} \tag{30}
\]

\[
i_{sc}^* = I_{cqp} + i_{scq} \tag{31}
\]
These estimated three phase reference source currents \( (i^*_a, i^*_b, i^*_c) \) and \( i^*_sn \) are compared with sensed source currents \( (i_a, i_b, i_c) \) and \( i_{sn} (i_a+i_b+i_c) \) to estimate the current errors. These errors are regulated using PI controllers and are compared with carrier signals to generate PWM pulses for DSTATCOM.

IV. Simulation Results and Discussion

The proposed control algorithm for three-phase four-wire DSTATCOM is modeled in MATLAB / Simulink using Simpower systems toolbox. The performance of the control algorithm is studied for harmonic compensation, load compensation/neutral current Compensation and Power Factor correction/Reactive Power Compensation which are discussed individually in this section. Fig. 6. Shows the PCC-Voltage (Vpcc), Source Current (\( Is_{abc} \)), Load Currents - \( (I_{la}, I_{lb}, I_{lc}) \), Compensation Currents (\( Ic_{abc} \)), Neutral Currents (\( I_{ln,a}, I_{ln,b} \)) and the DC-Bus voltage (Vdc). The parameters for the system are given in appendix.

### Table-I

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Load Currents (THD %)</th>
<th>Source Currents (THD %)</th>
<th>Load Currents (THD %)</th>
<th>Source Currents (THD %)</th>
<th>Load Currents (THD %)</th>
<th>Source Currents (THD %)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Normal Condition</td>
<td>Un-Balanced Condition</td>
<td>Increase in Load Condition</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ph-a</td>
<td>25.17</td>
<td>1.73</td>
<td>64.28</td>
<td>4.73</td>
<td>20.12</td>
<td>1.65</td>
</tr>
<tr>
<td>Ph-b</td>
<td>25.15</td>
<td>1.77</td>
<td>66.12</td>
<td>4.98</td>
<td>20.18</td>
<td>1.69</td>
</tr>
<tr>
<td>Ph-c</td>
<td>16.58</td>
<td>1.77</td>
<td>17.29</td>
<td>3.56</td>
<td>18.23</td>
<td>1.71</td>
</tr>
</tbody>
</table>

A. Harmonic Compensation

Fig. 7 and Fig.8 shows the results for the case harmonic compensation. A single phase-current source type of nonlinear load is applied on all the three phases of which the source currents are obtained sinusoidal. The harmonic spectrum for the nonlinear load currents and the obtained source currents are shown in the fig. 8. Load current \( (I_{la}) \) have a THD of 25.17% with a fundamental component of 35.44A and the source current has a THD of 1.73% with a fundamental component of 40.19A. Thus, the magnitude and THD of the Load currents and the source currents shows the effectiveness of the proposed control algorithm.

B. Load / Neutral Current Compensation

The performance of the DSTATCOM with the proposed control algorithm for the unbalanced and varying loads for the case of load compensation/neutral current compensation is shown in fig.7 and fig.10. The unbalance in the load is created by opening the phase ‘a’, phase ‘b’ during 1.9sec to 2.25sec and 2sec to 2.15sec respectively.
The increase in load neutral current can be observed with the increase in the unbalanced load currents shown in Fig. 10. The source neutral current is observed to be almost zero, which presents the effectiveness of the control algorithm. The source currents are observed to be balance under all these conditions. The DC bus voltage of DSTATCOM is regulated to the reference value under all load conditions. The values of each phase currents are tabulated with all the conditions in Table-I.

C. Reactive Power Compensation / Power Factor Correction

Power factor correction at various load conditions are shown in Fig. 9. The source voltage is scaled to (1/20)V for effective visualization of zero crossing of source current (Iₗₐ) and Source Voltage (Vₗₐ). From the figure, it can be observed that the source current is in phase with the source voltage at various load conditions.
A three-leg single-phase voltage source converter (VSC) based DSTATCOM [15] requires 12 switches and hence the cost and complexity is high. The split capacitor based VSC has a disadvantage of maintaining same DC voltage at the series capacitors [15]. Zig-Zag transformer with three-leg VSC has better performance in neutral current compensation but costly and effective design should be done [16]. A T-connected transformer also requires two single-phase transformers and compensation has no much change compared with the zig-zag transformer [17]. A star/delta transformer is also reported in the literature for neutral current compensation [18]-[20]. The disadvantages of the above mentioned topologies require an additional transformer specially designed for proper compensation. Because, the level of compensation is affected by the transformer impedance. The four-leg VSC based DSTATCOM is superior and requires 8 switches but the controller is to be tuned accordingly. The proposed controller has proved its effectiveness in voltage regulation, harmonic elimination, power factor correction, neutral current compensation and load balancing.

V. CONCLUSION

A control algorithm based on SOGI-PLL for DSTATCOM has been implemented for compensation of three-phase four-wire non-linear - Unbalanced and Varying loads. The four-leg, eight switches VSC is used as the DSTATCOM. The simulation results have proved the fast and effective response for the extraction of fundamental component of load currents for harmonic compensation, load balancing, neutral current compensation and power factor / reactive power compensation with a limit of IEEE - 519 -1992 standard guidelines. The proposed SOGI controller is taking less computational burden and has proved its effectiveness in mitigating source-neutral current and the DC bus voltage is regulated compared with the reference and power factor is also improved as expected. The dynamics and efficiency confirms the potential for implementing in real-time applications.

APPENDIX

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC supply source</td>
<td>3-Phase, 415 V (L-L)</td>
</tr>
<tr>
<td>Frequency</td>
<td>50Hz</td>
</tr>
<tr>
<td>Source Impedance</td>
<td>Rs=0.05 Ω, Ls =2mH</td>
</tr>
<tr>
<td>Non-linear: Three phase full bridge uncontrolled rectifier</td>
<td>Rs=24 Ω, L= 80mH</td>
</tr>
<tr>
<td>Non-linear: Single phase full bridge uncontrolled rectifier</td>
<td>R=50 Ω</td>
</tr>
<tr>
<td>Rating of VSC</td>
<td>12 KVA</td>
</tr>
<tr>
<td>Ripple filter</td>
<td>RI = 5l2, CI =7μF</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>8kHz</td>
</tr>
<tr>
<td>Reference dc bus voltage</td>
<td>720V</td>
</tr>
<tr>
<td>Interfacing inductor</td>
<td>Ls=5mH</td>
</tr>
<tr>
<td>Gains of PI controller for dc bus</td>
<td>kpt =2, kit=0.3</td>
</tr>
<tr>
<td>Cut off frequency of low pass filter used in dc bus voltage</td>
<td>45Hz</td>
</tr>
<tr>
<td>Cut off frequency of low pass filter used in ac bus voltage</td>
<td>16Hz</td>
</tr>
<tr>
<td>Gains of PI controller for AC bus</td>
<td>kpt =0.2, kit=0.3</td>
</tr>
</tbody>
</table>

REFERENCES

Nagesh Geddada, Srinivas Bhaskar Karanki, Mahesh K. Mishra, and B. Kalyan Kumar “modified four leg dstatcom topology for compensation of unbalanced and nonlinear loads in three phase four wire system” in power electronics and applications (pe 2011).


Saeed Golestan, Mohammad Monfared, Francisco D. Freijedo Josep M. Guerrero “Performance Improvement of a Pre-filtered Synchronous-Reference-Frame PLL By Using a PID-Type Loop Filter” IEEE transactions on industrial electronics, january 2014.


